

64Mb N-die SDRAM Specification

54 TSOP-II
with Lead-Free and Halogen-Free
(RoHS compliant)
Industrial Temp. -40 to 85°C

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Table of Contents

1.0 FEATURES	4
2.0 GENERAL DESCRIPTION	4
3.0 Ordering Information	4
4.0 Package Physical Dimension	5
5.0 FUNCTIONAL BLOCK DIAGRAM	6
6.0 PIN CONFIGURATION	7
7.0 Input/Output Function Description	7
8.0 ABSOLUTE MAXIMUM RATINGS	8
9.0 DC OPERATING CONDITIONS	8
10.0 CAPACITANCE	8
11.0 DC CHARACTERISTICS (x16)	9
12.0 AC OPERATING TEST CONDITIONS	10
13.0 OPERATING AC PARAMETER	10
14.0 AC CHARACTERISTICS	11
15.0 DQ BUFFER OUTPUT DRIVE CHARACTERISTICS	11
16.0 IBIS SPECIFICATION	12
17.0 SIMPLIFIED TRUTH TABLE	14

Revision History

Revision	Month	Year	History
1.0	December	2007	- Release SPEC revision 1.0
1.1	December	2007	- Revised ICC6 current SPEC of lowpower
1.11	March	2008	- Added Package pin out lead width

1M x 16Bit x 4Banks SDRAM**1.0 FEATURES**

- JEDEC standard 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - . CAS latency (2 & 3)
 - . Burst length (1, 2, 4, 8 & Full page)
 - . Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM (x8) & L(U)DQM (x16) for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)
- Lead-Free and Halogen-Free Package
- RoHS compliant
- Support Industrial Temp (-40 to 85°C)

2.0 GENERAL DESCRIPTION

The K4S641632N is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


3.0 Ordering Information

Part No.	Organization	Max Freq.	Interface	Package
K4S641632N-LI/P60	4Mb x 16	166MHz(CL=3)	LVTTTL	54pin TSOP(II) Lead-Free & Halogen-Free
K4S641632N-LI/P75		133MHz(CL=3)		

Organization	Row Address	Column Address
4Mx16	A0~A11	A0-A7


Row & Column address configuration

4.0 Package Physical Dimension




54Pin TSOP(II) Package Dimension

5.0 FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.

6.0 PIN CONFIGURATION



7.0 Input/Output Function Description

Pin	Name	Description
CLK	System clock	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : (x16 : CA0 ~ CA7)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ N	Data input/output	Data inputs/outputs are multiplexed on the same pins. (x16 : DQ0 ~ 15)
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

8.0 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

9.0 DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -40 to 85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	3.0	3.3	3.6	V	
Input logic high voltage	V _{IH}	2.0	3.0	V _{DD} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{LI}	-10	-	10	µA	3

Notes : 1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

10.0 CAPACITANCE

(V_{DD} = 3.3V, T_A = 23°C, f = 1MHz)

Pin	Symbol	Min	Max	Unit	Note
Clock	C _{CLK}	2.5	4.0	pF	
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{CS}}$, CKE, DQM	C _{IN}	2.5	5.0	pF	
Address	C _{ADD}	2.5	5.0	pF	
(x8 : DQ0 ~ DQ7), (x16 : DQ0 ~DQ15)	C _{OUT}	4.0	6.5	pF	

11.0 DC CHARACTERISTICS (x16)

(Recommended operating condition unless otherwise noted, $T_A = -40$ to 85°C for x16 only)

Parameter	Symbol	Test Condition	Version		Unit	Note
			60	75		
Operating current (One bank active)	I _{CC1}	Burst length = 1 $t_{RC} \geq t_{RC}(\text{min})$ $I_o = 0 \text{ mA}$	80	65	mA	1
Precharge standby current in power-down mode	I _{CC2P}	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CC} = 10\text{ns}$	2		mA	
	I _{CC2PS}	$\text{CKE} \ \& \ \text{CLK} \leq V_{IL}(\text{max})$, $t_{CC} = \infty$	2			
Precharge standby current in non power-down mode	I _{CC2N}	$\text{CKE} \geq V_{IH}(\text{min})$, $\overline{\text{CS}} \geq V_{IH}(\text{min})$, $t_{CC} = 10\text{ns}$ Input signals are changed one time during 20ns	15		mA	
	I _{CC2NS}	$\text{CKE} \geq V_{IH}(\text{min})$, $\text{CLK} \leq V_{IL}(\text{max})$, $t_{CC} = \infty$ Input signals are stable	10			
Active standby current in power-down mode	I _{CC3P}	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CC} = 10\text{ns}$	4		mA	
	I _{CC3PS}	$\text{CKE} \ \& \ \text{CLK} \leq V_{IL}(\text{max})$, $t_{CC} = \infty$	4			
Active standby current in non power-down mode (One bank active)	I _{CC3N}	$\text{CKE} \geq V_{IH}(\text{min})$, $\overline{\text{CS}} \geq V_{IH}(\text{min})$, $t_{CC} = 10\text{ns}$ Input signals are changed one time during 20ns	30		mA	
	I _{CC3NS}	$\text{CKE} \geq V_{IH}(\text{min})$, $\text{CLK} \leq V_{IL}(\text{max})$, $t_{CC} = \infty$ Input signals are stable	25			
Operating current (Burst mode)	I _{CC4}	$I_o = 0 \text{ mA}$ Page burst 4Banks Activated $t_{CCD} = 2\text{CLKs}$	120	110	mA	1
Refresh current	I _{CC5}	$t_{RC} \geq t_{RC}(\text{min})$	120	110	mA	2
Self refresh current	I _{CC6}	$\text{CKE} \leq 0.2\text{V}$	I	1	mA	3
			P	400	uA	4

Notes : 1. Measured with outputs open.

2. Refresh period is 64ms.

3. K4S641632N-LI


4. K4S641632N-LP

5. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL} = V_{DDQ}/V_{SSQ}$)


12.0 AC OPERATING TEST CONDITIONS

(V_{DD} = 3.3V ± 0.3V, T_A = 0 to 70°C)

Parameter	Value	Unit
AC input levels (V _{ih} /V _{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	t _r /t _f = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

13.0 OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		60	75		
Row active to row active delay	t _{RRD} (min)	12	15	ns	1
RAS to CAS delay	t _{RCD} (min)	18	20	ns	1
Row precharge time	t _{RP} (min)	18	20	ns	1
Row active time	t _{RAS} (min)	42	45	ns	1
	t _{RAS} (max)	100		us	
Row cycle time	t _{RC} (min)	60	65	ns	1, 6
Last data in to row precharge	t _{RDL} (min)	2		CLK	2,5,6
Last data in to Active delay	t _{DAL} (min)	2 CLK + t _{RP}		-	5
Last data in to new col. address delay	t _{CDL} (min)	1		CLK	2
Last data in to burst stop	t _{BDL} (min)	1		CLK	2
Col. address to col. address delay	t _{CCD} (min)	1		CLK	3
Number of valid output data	CAS latency = 3	2		ea	4
	CAS latency = 2	1			

- Notes :**
- The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - Minimum delay is required to complete write.
 - All parts allow every cycle column address change.
 - In case of row precharge interrupt, auto precharge and read burst stop.
 - In 100MHz and below 100MHz operating conditions, t_{RDL}=1CLK and t_{DAL}=1CLK + 20ns is also supported. SAMSUNG recommends t_{RDL}=2CLK and t_{DAL}=2CLK + t_{RP}.
 - t_{RC} = t_{RFC}, t_{RDL} = t_{RWR}.

14.0 AC CHARACTERISTICS

(AC operating conditions unless otherwise noted)

Parameter		Symbol	60		75		Unit	Note
			Min	Max	Min	Max		
CLK cycle time	CAS latency=3	t _{CC}	6	1000	7.5	1000	ns	1
	CAS latency=2		10		10			
CLK to valid output delay	CAS latency=3	t _{SAC}	-	5	-	5.4	ns	1,2
	CAS latency=2		-	6	-	6		
Output data hold time	CAS latency=3	t _{OH}	2.5	-	3	-	ns	2
	CAS latency=2		3	-	3	-		
CLK high pulse width		t _{CH}	2.5	-	2.5	-	ns	3
CLK low pulse width		t _{CL}	2.5	-	2.5	-	ns	3
Input setup time		t _{SS}	1.5	-	1.5	-	ns	3, 4
Input hold time		t _{SH}	1	-	0.8	-	ns	3, 4
CLK to output in Low-Z		t _{SLZ}	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS latency=3	t _{SHZ}	-	5	-	5.4	ns	
	CAS latency=2		-	6	-	6		

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr + tf)/2-1]ns should be added to the parameter.

4. t_{SS} applies for address setup time, clock enable setup time, command setup time and data setup time

t_{SH} applies for address hold time, clock enable hold time, command hold time and data hold time

15.0 DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	t _{fh}	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	t _{fh}	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50 Ω to V_{SS}, use these values to design to.

2. Fall time specification based on 0pF + 50 Ω to V_{DD}, use these values to design to.


3. Measured into 50pF only, use these values to characterize to.

4. All measurements done with respect to V_{SS}.

16.0 IBIS SPECIFICATION


I_{OH} Characteristics (Pull-up)

Voltage (V)	200MHz/133MHz	200MHz/133MHz
	Min I (mA)	Max I (mA)
3.45	-	-1.68
3.30	-	-19.11
3.00	-0.35	-51.87
2.70	-3.75	-90.44
2.50	-6.65	-107.31
1.95	-13.75	-137.9
1.80	-17.75	-158.34
1.65	-20.55	-173.6
1.50	-23.55	-188.79
1.40	-26.2	-199.01
1.00	-36.25	-241.15
0.20	-46.5	-351.68




I_{OL} Characteristics (Pull-down)

Voltage (V)	200MHz/133MHz	200MHz/133MHz
	Min I (mA)	Max I (mA)
3.45	43.92	155.82
3.30	-	-
3.00	43.36	153.72
1.95	41.20	148.40
1.80	40.56	146.02
1.65	39.60	141.75
1.50	38.40	136.08
1.40	37.28	131.39
1.00	30.08	105.84
0.85	26.64	93.66
0.65	21.52	75.25
0.40	14.16	49.14




V_{DD} Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

V _{DD} (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31



V_{SS} Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

V _{SS} (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0



17.0 SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command		CKEn-1	CKEn	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	DQM	BA _{0,1}	A _{10/AP}	A ₁₁ , A _{9 ~ A₀}	Note	
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2	
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3	
	Entry		L									3	
	Self refresh	L	H	L	H	H	H	X	X			3	
				Exit	H	X	X				X		3
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address		4
	Auto precharge enable									H			4,5
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address		4
	Auto precharge enable									H			4,5
Burst stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X		
	All banks								X	H			
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X				
				L	V	V	V						
Precharge power down mode	Entry	H	L	H	X	X	X	X	X				
				L	H	H	H						
	Exit	L	H	H	X	X	X	X	X				
				L	V	V	V						
DQM		H		X				V	X			7	
No operation command		H	X	H	X	X	X	X	X				
				L	H	H	H						

Notes : 1. OP Code : Operand codeA₀ ~ A₁₁ & BA₀ ~ BA₁ : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.If both BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank B is selected.If both BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank C is selected.If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected.If A_{10/AP} is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t_{RP} after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)