

Commercial and Industrial Consumer DDR 256Mb SDRAM

Features

JEDEC DDR Compliant	Data Integrity						
- Differential clock inputs (CK and \overline{CK})	- Auto Refresh Mode						
- DLL aligns DQ and DQS transition with CK transitions	- Self Refresh Mode						
- 2n Prefetch Architecture	Power Saving Mode						
- DQS is edge-aligned with data for reads and	- Power Down Mode						
center-aligned with data for WRITEs	Interface and Power Supply						
- DQ and DM referenced to both edges of DQS	- SSTL_2 compatible (All inputs)						
- tRAS lockout (tRAP = tRCD)	- SSTL_2, Class II compatible (All outputs)						
Signal Integrity	- VDD/VDDQ=2.5V±0.2V (DDR-333)						
- Configurable DS for system compatibility	- VDD/VDDQ=2.6V±0.1V (DDR-400)						
Ontions							
Options							

Speed Grade (CL-TRCD-TRP) ^{1,2}
 - 400 Mbps / 3-3-3

- Temperature Range (*T_A*)
 - Commercial Grade = 0°C~70°C
 - Industrial Grade = -40°C ~85°C

Programmable Functions

- CAS Latency (2.5, 3, 4)
- Burst Length (2, 4, 8)

- Burst Type (Sequential, Interleaved)
- Driver Strength (Normal, Weak)

Packages / Density Information

Lead-free RoHS compliance and Halogen-free

256M (Org. / Pa		Length x Width ⁵ (mm)	Pin pitch (mm)
32M x 8	66 pin	22.22 × 10.46	0.65
16M x 16	TSOPII	22.22 x 10.16	0.65

Density and Addressing Item 256Mb Organization 32M x 8 16M x 16 Number of banks 4 4 Bank Address BA0,BA1 BA0,BA1 Auto precharge A10/AP A10/AP tRFC(ns)³ 72 72 tREFI (µs) 4 7.8 7.8 **Row Address** A0-A12 A0-A12 A0-A9 A0-A8 **Column Address**

Notes:

1. The timing specification of high speed bin is backward compatible with low speed bin.

2. The functionality described in, and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

3. Violating tRFC specification will induce malfunction.

4. tREFI values for all bank refresh is within temperature specification.

5. It excludes the pin.



Descriptions

Nanya 256Mb SDRAMs is a high-speed CMOS Double Data Rate SDRAM containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

It uses a double-data-rate architecture to achieve high speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access effectively consists of a single *2n*-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

It operates from a differential clock (CK and \overline{CK} ; the crossing of CK going high and \overline{CK} going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4, or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving Power Down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.




Ordering Information

Commercial Grade								
Organization	Part Number	Package	Spe	ed ¹				
organization		T dekage	Date Rate (Mbps)	CL-TRCD-TRP				
32M x 8	NT5DS32M8ES-5T	66 pin	DDR-400	3-3-3				
16M x 16	NT5DS16M16ES-5T	TSOP-II	DDR-400	3-3-3				
	Indus	strial Grade	•					
Orgonization	Part Number	Dookogo	Speed ¹					
Organization	Part Number	Package	Date Rate (Mbps)	CL-TRCD-TRP				
32M x 8	NT5DS32M8ES-5TI	66 pin	DDR-400	3-3-3				
16M x 16	NT5DS16M16ES-5TI	TSOP-II	DDR-400	3-3-3				

NOTE 1: The timing specification of high speed bin is backward compatible with low speed bin.

NT5DS32M8ES / NT5DS16M16ES





NT5DS32M8ES / NT5DS16M16ES



Pin Configuration (X8 / X16)

X16 X8 X16 VDD VDD 1 66 VSS VSS DQ0 DQ0 2 65 DQ7 DQ15 VDDQ VDDQ 3 64 VSSQ VSSQ DQ1 NC 4 63 NC DQ14 DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VVDQ VDQ1 DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VSQ VSSQ VSQ VSQ VSQ VSQ DQ5 NC 10 57 NC DQ4 DQ6 DQ3 11 56 DQ4 DQ2 VSQ VSSQ 12 55 VDDQ VDDQ VSQ VSQ VSQ VSQ VSQ VSQ NC NC 14 TOP VIEW 53 NC NC VDD 18 49 VREF VREF			See	e ine bai	is through th	ie pac	raye	7	
DQ0 DQ0 2 65 DQ7 DQ15 VDDQ VDDQ 3 64 VSSQ VSSQ DQ1 NC 4 63 NC DQ14 DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDQ VDDQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ VSSQ VSSQ VSQ VD00 VSQ VSSQ 12 55 VD0Q VD00 VDQ VDQ 15 52 VSSQ VSSQ NC NC 16 51 DQ5 VC NC NC 19 48 VSS VSS LDM NC 22<	X16	X8						X8	X16
DQ0 DQ0 2 65 DQ7 DQ15 VDDQ VDDQ 3 64 VSSQ VSSQ DQ1 NC 4 63 NC DQ14 DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDQ VDDQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ VSSQ VSSQ VSQ VD00 VSQ VSSQ 12 55 VD0Q VD00 VDQ VDQ 15 52 VSSQ VSSQ NC NC 16 51 DQ5 VC NC NC 19 48 VSS VSS LDM NC 22<			_				1		
VDDQ VDDQ 3 64 VSSQ VSSQ DQ1 NC 4 63 NC DQ14 DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDQ VDQQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 VQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDDQ VDDQ VQ7 NC 13 54 NC NC NC NC 16 51 DQS VSSQ NC NC 17 50 NC NC NC NC 19 48 VSS VSS NC NC 19 48 VSS VSS NC NC 22 4	VDD	VDD		1 ●		66		VSS	VSS
DQ1 NC 4 63 NC DQ14 DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDQ VDDQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ2 VSSQ VSSQ 12 55 VDD0 VD00 DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDQ VDQ 15 52 VSSQ VSSQ VSSQ NC NC 16 51 DQ8 UDQ8 NC NC 17 50 NC NC NC NC 19 48 VSS VSS VDD	DQ0	DQ0		2		65		DQ7	DQ15
DQ2 DQ1 5 62 DQ6 DQ13 VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDDQ VDDQ 9 58 VSSQ VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ VSSQ VSSQ VDDQ DQ7 NC 13 54 NC NC NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ NC NC 17 50 NC NC NC VDD 18 49 VREF VREF VREF NC NC 22 45 CK CK CAS CAS 23 44 CKE CKE	VDDQ	VDDQ		3		64		VSSQ	VSSQ
VSSQ VSSQ 6 61 VDDQ VDDQ DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDDQ VDDQ 9 58 VSSQ VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDD0 VDD0 DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UQS NC NC NC 17 50 NC NC NC VDD VDD 18 49 VREF VREF NC NC 20 47 DM UDM WE 21 46 CK CK	DQ1	NC		4		63		NC	DQ14
DQ3 NC 7 60 NC DQ12 DQ4 DQ2 8 59 DQ5 DQ11 VDDQ VDDQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDDQ VDDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UQ3 UQ3 NC NC 17 50 NC NC VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK RAS RAS	DQ2	DQ1		5		62		DQ6	DQ13
DQ4 DQ2 8 59 DQ5 DQ11 VDDQ 9 58 VSSQ VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDQQ VDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDQ0 VDQ1 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UQ2 NC NC 17 50 NC NC VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 23 44 A12 A12 NC NC 25	VSSQ	VSSQ		6		61		VDDQ	VDDQ
VDDQ 9 58 VSSQ VSSQ DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDDQ VDDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 23 44 CKE CKE RAS RAS 23 44 A11 A11 BA0 BA0 26	DQ3	NC		7		60		NC	DQ12
DQ5 NC 10 57 NC DQ10 DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDQ0 VDDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE NC NC 25 42 A12 A12 A1 <td< td=""><td>DQ4</td><td>DQ2</td><td></td><th>8</th><td></td><td>59</td><td></td><td>DQ5</td><td>DQ11</td></td<>	DQ4	DQ2		8		59		DQ5	DQ11
DQ6 DQ3 11 56 DQ4 DQ9 VSSQ VSSQ 12 55 VDDQ VDDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 26 41 A11 A11 BA1 27 40 A	VDDQ	VDDQ		9		58		VSSQ	VSSQ
VSSQ VSSQ 12 55 VDDQ VDDQ DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ VDDQ 15 52 VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 </td <td>DQ5</td> <td>NC</td> <td></td> <th>10</th> <td></td> <td>57</td> <td></td> <td>NC</td> <td>DQ10</td>	DQ5	NC		10		57		NC	DQ10
DQ7 NC 13 54 NC DQ8 NC NC 14 TOP VIEW 53 NC NC VDDQ 15 52 VSSQ VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 <td>DQ6</td> <td>DQ3</td> <td></td> <th>11</th> <td></td> <td>56</td> <td></td> <td>DQ4</td> <td>DQ9</td>	DQ6	DQ3		11		56		DQ4	DQ9
NC NC 14 TOP VIEW 53 NC NC VDDQ 15 52 VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7	VSSQ	VSSQ		12		55		VDDQ	VDDQ
VDDQ 15 52 VSSQ VSSQ LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE WE 21 46 CK CK CAS CAS 22 45 CK CK RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 29 38 A7 A7 A1 A1 30 37 A6 A6	DQ7	NC		13		54		NC	DQ8
LDQS NC 16 51 DQS UDQS NC NC 17 50 NC NC VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 27 40 A9 A9 A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A2 A3 <td>NC</td> <td>NC</td> <td></td> <th>14</th> <td>TOP VIEW</td> <td>53</td> <td></td> <td>NC</td> <td>NC</td>	NC	NC		14	TOP VIEW	53		NC	NC
NC NC 17 50 NC NC VDD VDD 18 49 VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 32 35 A4 A4	VDDQ	VDDQ		15		52		VSSQ	VSSQ
VDD 18 49 VREF VREF VREF NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	LDQS	NC		16		51		DQS	UDQS
NC NC 19 48 VSS VSS LDM NC 20 47 DM UDM WE WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 27 40 A9 A9 A10/AP A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	NC	NC		17		50		NC	NC
LDM NC 20 47 DM UDM WE WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	VDD	VDD		18		49		VREF	VREF
WE WE 21 46 CK CK CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	NC	NC		19		48		VSS	VSS
CAS CAS 22 45 CK CK RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	LDM	NC		20		47		DM	UDM
RAS RAS 23 44 CKE CKE CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	WE	WE		21		46		Ċĸ	CK
CS CS 24 43 NC NC NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	CAS	CAS		22		45		CK	СК
NC NC 25 42 A12 A12 BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	RAS	RAS		23		44		CKE	CKE
BA0 BA0 26 41 A11 A11 BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A3 32 35 A4 A4	<u>CS</u>	<u>CS</u>		24		43		NC	NC
BA1 BA1 27 40 A9 A9 A10/AP A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	NC	NC		25		42		A12	A12
A10/AP 28 39 A8 A8 A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	BA0	BA0		26		41		A11	A11
A0 A0 29 38 A7 A7 A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4		BA1		27		40	\square	A9	
A1 A1 30 37 A6 A6 A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4	A10/AP			28		39	\square		A8
A2 A2 31 36 A5 A5 A3 A3 32 35 A4 A4				29		38			
A3 A3 32 35 A4 A4	A1	A1		30		37	\square	A6	A6
				31		36			
VDD VDD 33 34 VSS VSS				32		35			
	VDD	VDD		33		34		VSS	VSS


< TOP View>

See the balls through the package



Package Outline Drawing for 400 mil TSOP II (X8 / X16)

Unit: mm



NT5DS32M8ES / NT5DS16M16ES

Pin Descriptions



Symbol	Туре	Function
CK, CK	Input	Clock: CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Output (read) data is referenced to the crossings of CK and \overline{CK} (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF-REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, CK and CKE are disabled during POWER-DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied upon 1st power up. After VREF has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. The standard pinout includes one CKE pin.
CS	Input	Chip Select: All commands are masked when \overline{CS} is registered high. \overline{CS} provides for external rank selection on systems with multiple memory ranks. \overline{CS} is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.
DM (LDM, UDM)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the X16, LDM corresponds to the data on DQ0-DQ7; UDM corresponds to the data on DQ8-DQ15. DM may be driven high, low, or floating during READs.
BA0 – BA1	Input	Bank Address Inputs: Defines to which bank an Active, Read, Write or Pre-charge command is being applied. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
A0 – A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a MODE REGISTER SET command.
DQ	Input/output	Data Bus: Inputs/Output
DQS (LDQS, UDQS)	Input/output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data. For the X16, LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15.
NC		No Connect: No internal electrical connection is present.



NT5DS32M8ES / NT5DS16M16ES


Vddq	Supply	DQ Power Supply: 2.5V ± 0.2V (DDR-333); VDD=VDDQ=2.6V±0.1V (DDR-400)
Vssq	Supply	DQ Ground
Vdd	Supply	Power Supply: 2.5V ± 0.2V (DDR-333); VDD=VDDQ=2.6V±0.1V (DDR-400)
Vss	Supply	Ground
Vref	Supply	SSTL_2 reference voltage

NOTE: The signal may show up in a different symbol but it indicates the same thing. e.g., $/CK = CK\# = \overline{CK} = CKb$, $/CS = CS\# = \overline{CS} = CSb$.

NT5DS32M8ES / NT5DS16M16ES










Function Block Diagram



Note 1: This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.

Note 2: DM is a unidirectional signal (input only) but is internally loaded to match the load of the bidirectional DQ and DQS signals.

Note 3: Not all address inputs are used on all densities.

NT5DS32M8ES / NT5DS16M16ES



Functional Descriptions

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

It uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a *2n* prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access consists of a single *2n*-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

Only one of the following two conditions must be met.

• No power sequencing is specified during power up or power down given the following criteria:

VDD and VDDQ are driven from a single power converter output, and

VTT is limited to 1.35V, and

VREF tracks VDDQ /2

OR

The following relationships must be followed:
 VDDQ is driven after or with VDD such that VDDQ < VDD + 0.3V
 VTT is driven after or with VDDQ such that VTT < VDDQ + 0.3V
 VREF is driven after or with VDDQ such that VREF < VDDQ + 0.3V

The DQ and DQS outputs are in the High-Z state, where they remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to applying an executable command.

Once the 200µs delay has been satisfied, a Deselect or NOP command should be applied, and CKE must be brought HIGH. Following the NOP command, a Precharge ALL command must be applied. Next a Mode Register Set command must be issued for the Extended Mode Register, to enable the DLL, and then a Mode Register Set command must be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any read command. A Precharge ALL command should be applied, placing the device in the "all banks idle" state



NT5DS32M8ES / NT5DS16M16ES

Once in the idle state, two auto refresh cycles must be performed. Additionally, a Mode Register Set command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

DDR SDRAM's may be reinitialized at any time during normal operation by asserting a valid MRS command to either the base or extended mode registers without affecting the contents of the memory array. The contents of either the mode register or extended mode register can be modified at any valid time during device operation without affecting the state of the internal address refresh counters used for device refresh.



Register Definition

Mode Register

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode. The Mode Register is programmed via the Mode Register Set command (with BA0 = 0 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A12 specify the operating mode.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements results in unspecified operation.

Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definition.



Burget Longth	Starting	g Column A	Address	Order of Accesses Within a Burst				
Burst Length	A2	A1	A0	Type=Sequential	Type=Interleaved			
2	-	-	0	0-1	0-1			
2	-	-	1	1-0	1-0			
	-	0	0	0-1-2-3	0-1-2-3			
4	-	0	1	1-2-3-0	1-0-3-2			
4	-	1	0	2-3-0-1	2-3-0-1			
	-	1	1	3-0-1-2	3-2-1-0			
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7			
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6			
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5			
0	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4			
8	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3			
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2			
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1			
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0			

Burst Length, Burst Type and Starting Column Address

Notes:

1. For a burst length of two, A1-A i selects the two-data-element block; A0 selects the first access within the block.

2. For a burst length of four, A2-A i selects the four-data-element block; A0-A1 selects the first access within the block.

3. For a burst length of eight, A3-A i selects the eight-data- element block; A0-A2 selects the first access within the block.

4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

Read Latency

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.



Mode Register Operation

BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	\downarrow	$\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$				\downarrow	\downarrow	\downarrow	\downarrow	\downarrow
MR s	elect		0	peratir	ng Moc	le		CA	S Late	ncy	BT		BL	
											V			
				1						A3		urst Ty		
BA1	BA0	-	elect							0		equent		
0	0		IR							1	Int	terleav	ed	
0	1	EN	ΛR											
	_													
								<u> </u>			1	1		<u> </u>
			A6	A5	A4		S Late			A2	A1	A0	B	_
			0	0	0		eserve	-		0	0	0	Rese	
			0	0	1		eserve	-		0	0	1	2	
			0	1	0	R	eserve	ed		0	1	0	4	
			0	1	1		3			0	1	1	8	3
			1	0	0		4			1	0	0	Rese	erved
			1	0	1	R	eserve	ed		1	0	1	Rese	erved
			1	1	0		2.5			1	1	0	Rese	erved
			1	1	1	R	eserve	ed		1	1	1	Rese	erved
An-A9	A8	A7	A6	-A0		Operating Mode								
0	0	0	Va	lid		Normal Operation								
0	1	0	Va	lid	Norm	nal Op	eration	/Reset	DLL					

Reserved for Test Mode

All other states reserved

Notes:

0

-

0

-

1

-

1. VS = Vendor Specific. Please contact with NTC for specific demands.

2. An = most significant address bit for this device.

VS¹



Operating Mode

The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register Set command issued to reset the DLL should always be followed by a Mode Register Set command to select normal operating mode.

All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used as unknown operation or incompatibility with future versions may result.

CAS Latency = 3, BL = 4 CK CK Command Read NOP NOP NOP NOP NOP CL=3 DQS DQ Shown with nominal tAC, tDQSCK, and tDQSQ. Don't Care CAS Latency = 2.5, BL = 4 CK CK Command Read NOP NOP NOP NOP NOP CL=2.5 I DQS DQ Shown with nominal tAC, tDQSCK, and tDQSQ. Don't Care

CAS Latencies



Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, bit A0; output drive strength selection, bit A1. These functions are controlled via the bit settings shown in the Extended Mode Register Definition. The Extended Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements results in unspecified operation.

DLL Enable/Disable


The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before a Read command can be issued. This is the reason for introducing timing parameter tXSRD for DDR SDRAM's (Exit Self Refresh to Read Command). Non-Read commands can be issued 2 clocks after the DLL is enabled via the EMRS command (tMRD) or 10 clocks after the DLL is enabled via the EMRS to Non-Read Command).

Output Drive Strength

The normal drive strength for all outputs is specified to be SSTL_2, Class II.



Extended Mode Register Definition



NT5DS32M8ES / NT5DS16M16ES



Commands

Truth Tables 1a and 1b provide a reference of the commands supported by DDR SDRAM devices. A verbal description of each command follows.

Truth Table 1a Commands

Name (Function)	CS	RAS	CAS	WE	Address	Notes
Deselect (NOP)	н	Х	Х	Х	Х	9
No Operation (NOP)	L	Н	Н	Н	Х	9
Active (Select Bank and Activate Row)	L	L	Н	Н	Bank / Row	3
Read (Select Bank, Column and Start Read Burst)	L	Н	L	н	Bank / Col	4
Write (Select Bank, Column and Start Write Burst)	L	Н	L	L	Bank / Col	4
Burst Terminate	L	Н	Н	L	Х	8
Pre-Charge (Deactivate Row In Bank or Banks)	L	L	Н	L	Code	5
Auto Refresh or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	6,7
Mode Register Set	L	L	L	L	Op-Code	2

Notes:

1. CKE is high for all commands shown except Self Refresh.

2. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects

Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register.)

3. BA0-BA1 provides bank address and A0-A12 provides row address.

4.BA0, BA1 provide bank address; A0-A*i* provide column address; A10 high enables the Auto Precharge feature (non-persistent), A10 low disables the Auto Precharge feature.

5. A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care."

6. This command is auto refresh if CKE is high; Self Refresh if CKE is low.

7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.

8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.

9. Deselect and NOP are functionally interchangeable.



Truth Table 1b: DM Operation

Name (Function)	DM	DQs	Notes					
Write Enable	L	Valid	1					
Write Inhibit	Н	Х	1					
Notes:								
1. Used to mask write data; provided coincident with the corresponding data.								

NT5DS32M8ES / NT5DS16M16ES



Deselect

The Deselect function prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in progress are not affected.

No Operation (NOP)

The No Operation (NOP) command is used to perform a NOP to a DDR SDRAM. This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Mode Register Set

The mode registers are loaded via inputs A0-A12, BA0 and BA1 while issuing the Mode Register Set Command. See mode register descriptions in the Register Definition section. The Mode Register Set command can only be issued when all banks are idle and no bursts are in progress. A subsequent executable command cannot be issued until tMRD is met.

Active

The Active command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for accesses until a Precharge (or Read or Write with Auto Precharge) is issued to that bank. A Precharge (or Read or Write with Auto Precharge) command must be issued and completed before opening a different row in the same bank.

Read

The Read command is used to initiate a burst read access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Read burst; if Auto Precharge is not selected, the row remains open for subsequent accesses.

Write

The Write command is used to initiate a burst write access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Write burst; if Auto Precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data is written to memory; if the DM signal is registered high, the corresponding data inputs are ignored, and a Write is not executed to that byte/column location.

NT5DS32M8ES / NT5DS16M16ES



Precharge

The Precharge command is used to deactivate (close) the open row in a particular bank or the open row(s) in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the Precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any Read or Write commands being issued to that bank. A precharge command is treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.

Auto Precharge


Auto Precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon completion of the Read or Write burst. Auto Precharge is non-persistent in that it is either enabled or disabled for each individual Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This is determined as if an explicit Precharge command was issued at the earliest possible time without violating tRAS (min). The user must not issue another command to the same bank until the precharge (tRP) is completed.

NTC DDR SDRAM device supports the optional tRAS lockout feature. This feature allows a Read command with Auto Precharge to be issued to a bank that has been activated (opened) but has not yet satisfied the tRAS (min) specification. The tRAS lockout feature essentially delays the onset of the auto precharge operation until two conditions occur. One, the entire burst length of data has been successfully prefetched from the memory array; and two, tRAS (min) has been satisfied.

As a means to specify whether a DDR SDRAM device supports the tRAS lockout feature, a new parameter has been defined; tRAP (RAS Command to Read Command with Auto Precharge or better stated Bank Activate to Read Command with Auto Precharge). For devices that support the tRAS lockout feature, tRAP = tRCD (min). This allows any Read Command (with or without Auto Precharge) to be issued to an open bank once tRCD (min) is satisfied.



tRAP Definition



NT5DS32M8ES / NT5DS16M16ES

Burst Terminate



The Burst Terminate command is used to truncate read bursts (with Auto Precharge disabled). The most recently registered Read command prior to the Burst Terminate command is truncated, as shown in the Operation section of this data sheet. Write burst cycles are not to be terminated with the Burst Terminate command.

Auto Refresh

Auto Refresh is used during normal operation of the DDR SDRAM and is analogous to CAS before RAS (CBR) Refresh in previous DRAM types. This command is non-persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an Auto Refresh command. The 256Mb DDR SDRAM requires Auto Refresh cycles at an average periodic interval of 7.8µs (maximum).

Self Refresh


The Self Refresh command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The Self Refresh command is initiated as an Auto Refresh command coincident with CKE transitioning low. The DLL is automatically disabled upon entering Self Refresh, and is automatically enabled upon exiting Self Refresh (200 clock cycles must then occur before a Read command can be issued). Input signals except CKE (low) are "Don't Care" during Self Refresh operation.

The procedure for exiting self refresh requires a sequence of commands. CK (and \overline{CK}) must be stable prior to CKE returning high. Once CKE is high, the SDRAM must have NOP commands issued for txsnR because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

Operations

Bank/Row Activation


Before any Read or Write commands can be issued to a bank within the DDR SDRAM, a row in that bank must be "opened" (activated). This is accomplished via the Active command and addresses A0-A12, BA0 and BA1 (see Activating a Specific Row in a Specific Bank), which decode and select both the bank and the row to be activated. After opening a row (issuing an Active command), a Read or Write command may be issued to that row, subject to the tRCD specification. A subsequent Active command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive Active commands to the same bank is defined by trc. A subsequent Active command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive Active commands to different banks is defined by trc.



Activating a Specific Row in a Specific Bank



tRCD and tRRD Definition



NT5DS32M8ES / NT5DS16M16ES



Reads

Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts are initiated with a Read command.


The starting column and bank addresses are provided with the Read command and Auto Precharge is either enabled or disabled for that burst access. If Auto Precharge is enabled, the row that is accessed starts precharge at the completion of the burst, provided tRAS has been satisfied. For the generic Read commands used in the following illustrations, Auto Precharge is disabled.

During Read bursts, the valid data-out element from the starting column address is available following the CAS latency after the Read command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (i.e. at the next crossing of CK and CK). The following timing figure entitled "Read Burst: CAS Latencies (Burst Length=4)" illustrates the general timing for each supported CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial low state on DQS is known as the read preamble; the low state coincident with the last data-out element is known as the read post amble. Upon completion of a burst, assuming no other commands have been initiated, the DQs and DQS go High-Z. Data from any Read burst may be concatenated with or truncated with data from a subsequent Read command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new Read command should be issued x cycles after the first Read command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This is shown in timing figure entitled "Consecutive Read Bursts: CAS Latencies (Burst Length =4 or 8)". A Read command can be initiated on any positive clock cycle following a previous Read command. Nonconsecutive Read data is shown in timing figure entitled "Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)". Full-speed Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8) within a page (or pages) can be performed.

NT5DS32M8ES / NT5DS16M16ES




Read Command



NT5DS32M8ES / NT5DS16M16ES




Read Burst: CAS Latencies (Burst Length = 4)






NT5DS32M8ES / NT5DS16M16ES

Consecutive Read Bursts: CAS Latencies (Burst Length = 4 or 8)



NT5DS32M8ES / NT5DS16M16ES


Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)





NT5DS32M8ES / NT5DS16M16ES

Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8)



NT5DS32M8ES / NT5DS16M16ES



Data from any Read burst may be truncated with a Burst Terminate command, as shown in timing figure entitled *Terminating a Read Burst: CAS Latencies (Burst Length = 8)*. The Burst Terminate latency is equal to the read (CAS) latency, i.e. the Burst Terminate command should be issued x cycles after the Read command, where x equals the number of desired data element pairs.

Data from any Read burst must be completed or truncated before a subsequent Write command can be issued. If truncation is necessary, the Burst Terminate command must be used, as shown in timing figure entitled *Read to Write: CAS Latencies (Burst Length = 4 or 8).* The example is shown for tDQSS (min). The tDQSS (max) case, not shown here, has a longer bus idle time. tDQSS (min) and tDQSS (max) are defined in the section on Writes.


A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that Auto Precharge was not activated). The Precharge command should be issued x cycles after the Read command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This is shown in timing figure for Read latencies of 3. Following the Precharge command, a subsequent command to the same bank cannot be issued until tRP is met. Note that part of the row precharge time is hidden during the access of the last data elements.

In the case of a Read being executed to completion, a Precharge command issued at the optimum time (as described above) provides the same operation that would result from the same Read burst with Auto Precharge enabled. The disadvantage of the Precharge command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the Precharge command is that it can be used to truncate bursts.



NT5DS32M8ES / NT5DS16M16ES


Terminating a Read Burst: CAS Latencies (Burst Length = 8)



NT5DS32M8ES / NT5DS16M16ES




Read to Write: CAS Latencies (Burst Length = 4 or 8)





Read to Precharge: CAS Latencies (Burst Length = 4 or 8)



NT5DS32M8ES / NT5DS16M16ES



Writes

Write bursts are initiated with a Write command, as shown in timing figure *Write Command*.

The starting column and bank addresses are provided with the Write command, and Auto Precharge is either enabled or disabled for that access. If Auto Precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic Write commands used in the following illustrations, Auto Precharge is disabled.

During Write bursts, the first valid data-in element is registered on the first rising edge of DQS following the write command, and subsequent data elements are registered on successive edges of DQS. The Low state on DQS between the Write command and the first rising edge is known as the write preamble; the Low state on DQS following the last data-in element is known as the write postamble. The time between the Write command and the first corresponding rising edge of DQS (tDQSS) is specified with a relatively wide range (from 75% to 125% of one clock cycle), so most of the Write diagrams that follow are drawn for the two extreme cases (i.e. tDQSS(min) and tDQSS(max)). Timing figure *Write Burst (Burst Length = 4)* shows the two extremes of tDQSS for a burst of four. Upon completion of a burst, assuming no other commands have been initiated, the DQs and DQS enter High-Z and any additional input data is ignored.

Data for any Write burst may be concatenated with or truncated with a subsequent Write command. In either case, a continuous flow of input data can be maintained. The new Write command can be issued on any positive edge of clock following the previous Write command. The first data element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new Write command should be issued x cycles after the first Write command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). Timing figure *Write to Write (Burst Length = 4)* shows concatenated bursts of 4. An example of nonconsecutive Writes is shown in timing figure *Write to Write: Max DQSS, Non-Consecutive (Burst Length = 4)*. Full speed random write accesses within a page or pages can be performed as shown in timing figure *Random Write Cycles (Burst Length = 2, 4 or 8)*. Data for any Write burst may be followed by a subsequent Read command. To follow a Write without truncating the write burst, tWTR (Write to Read) should be met as shown in timing figure *Write to Read: Non-Interrupting (CAS Latency = 3; Burst Length = 4)*.

Note that only the data-in pairs that are registered prior to the tWTR period are written to the internal array, and any subsequent data-in must be masked with DM, as shown in the diagrams noted previously.

Data for any Write burst may be followed by a subsequent Precharge command. To follow a Write without truncating the write burst, tWR should be met as shown in timing figure *Write to Precharge: Non-Interrupting*

NT5DS32M8ES / NT5DS16M16ES




(Burst Length = 4).

Data for any Write burst may be truncated by a subsequent Precharge command, as shown in timing figures *Write to Precharge: Interrupting (Burst Length = 4 or 8)* to *Write to Precharge: Nominal DQSS (2 bit Write), Interrupting (Burst Length = 4 or 8)*. Note that only the data-in pairs that are registered prior to the tWR period are written to the internal array and any subsequent data in should be masked with DM, Following the Precharge command, a subsequent command to the same bank cannot be issued until tRP is met.

In the case of a Write burst being executed to completion, a Precharge command issued at the optimum time (as described above) provides the same operation that would result from the same burst with Auto Precharge. The disadvantage of the Precharge command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the Precharge command is that it can be used to truncate bursts.


Write Command



NT5DS32M8ES / NT5DS16M16ES




Write Burst (Burst Length = 4)






Write to Write (Burst Length = 4)



NT5DS32M8ES / NT5DS16M16ES


Write to Write: Max DQSS, Non-Consecutive (Burst Length = 4)



NT5DS32M8ES / NT5DS16M16ES




Random Write Cycles (Burst Length = 2, 4 or 8)



NT5DS32M8ES / NT5DS16M16ES




Write to Read: Non-Interrupting (CAS Latency = 3; Burst Length = 4)



NT5DS32M8ES / NT5DS16M16ES




Write to Read: Interrupting (CAS Latency = 3; Burst Length = 8)





Write to Read: Minimum DQSS, Odd Number of Data (3 bit Write), and Interrupting








NT5DS32M8ES / NT5DS16M16ES


Write to Read: Nominal DQSS, Interrupting (CAS Latency = 3; Burst Length = 8)



NT5DS32M8ES / NT5DS16M16ES




Write to Precharge: Non-Interrupting (Burst Length = 4)



NT5DS32M8ES / NT5DS16M16ES




Write to Precharge: Interrupting (Burst Length = 4 or 8)






Write to Precharge: Minimum DQSS, Odd Number of Data (1 bit Write), Interrupting



(Burst Length = 4 or 8)


Write to Precharge: Nominal DQSS (2 bit Write), Interrupting (Burst Length = 4 or 8)



NT5DS32M8ES / NT5DS16M16ES



Precharge Command



Precharge


The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) is available for a subsequent row access some specified time (tRP) after the Precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any Read or Write commands being issued to that bank.



Power Down

Power Down is entered when CKE is registered low (no accesses can be in progress). If Power Down occurs when all banks are idle, this mode is referred to as Precharge Power Down; if Power Down occurs when there is a row active in any bank, this mode is referred to as Active Power Down. Entering Power Down deactivates the input and output buffers, excluding CK, CK and CKE. The DLL is still running in Power Down mode, so for maximum power savings, the user has the option of disabling the DLL prior to entering Power Down. In that case, the DLL must be enabled after exiting Power Down, and 200 clock cycles must occur before a Read command can be issued. In Power Down mode, CKE Low and a stable clock signal must be maintained at the inputs of the DDR SDRAM, and all other input signals are "Don't Care". However, Power Down duration is limited by the refresh requirements of the device, so in most applications, the self refresh mode is preferred over the DLL-disabled Power Down mode.

The Power Down state is synchronously exited when CKE is registered high (along with a Nop or Deselect command). A valid, executable command may be applied one clock cycle later.





Truth Table 2: Clock Enable (CKE)

Apply Note 3-6 to whole table.

	CKE n-1	CKEn			
Current State	Previous	Current	Command n	Action n	Notes
	Cycle	Cycle			
Self Refresh L		L	Х	Maintain Self-Refresh	1
Self Refresh	L	н	Deselect or NOP	Exit Self-Refresh	1,2
Power Down	L	L	Х	Maintain Power Down	
Power Down	L	Н	Deselect or NOP	Exit Power Down	
All Banks Idle	н	L	Deselect or NOP	Precharge Power Down Entry	
All Banks Idle	н	L	Auto Refresh	Self Refresh Entry	
Bank(s) Active	н	L	Deselect or NOP	Active Power Down Entry	
	Н	Н	See Truth Table 3		

Notes:

1. VREF must be maintained during Self Refresh operation.

2. Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (tXSNR) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.

3. Current state is the state of the DDR SDRAM immediately prior to clock edge n.

4. CKE n is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.

5. Command n is the command registered at clock edge n, and action n is a result of command n.

6. All states and sequences not shown are illegal or reserved.

7. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



Truth Table 3: Current State Banks n – Command to Bank n (Same Bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
A	н	Х	Х	Х	Deselect NOP. Continue previous operation		
Any	L	н	н	Н	No Operation	NOP. Continue previous operation	
	L	L	Н	Н	Active	Select and activate row	
Idle	L	L	L	Н	Auto Refresh	Auto Refresh	7
	L	L	L	L	Mode Register Set	Mode Register Set	7
	L	н	L	Н	Read	Select column and start Read burst	10
Row Active	L	н	L	L	Write	Select column and start Write burst	10
	L	L	Н	L	Precharge	Deactivates row in bank(s)	8
-	L	н	L	Н	Read	Select column and start new Read burst	10
Read (Auto	L	н	L	L	Write	Select column and start new Write burst	10,12
Precharge Disabled)	L	L	н	L	Precharge	Truncate Read burst, start precharge	8
Disabled)	L	н	Н	L	Burst Termination	Burst Terminate	9
Write (Auto	L	н	L	Н	Read	Select column and start Read burst	10,11
Precharge	L	н	L	L	Write	Select column and start Write burst	10
Disabled)	L	L	Н	L	Precharge	truncate Write burst, start precharge)	8,11

Notes:

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.

3. Current state definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging: Starts with registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank is in the idle state.

Row Activating: Starts with registration of an Active command and ends when tRCD is met. Once tRCD is met, the bank is in the "row active" state.

Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank is in the idle state.

Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank is in the idle state.

NT5DS32M8ES / NT5DS16M16ES



5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an Auto Refresh command and ends when tRFC is met. Once tRFC is met, the DDR SDRAM is in the "all banks idle" state.

Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when tMRD has been met. Once tMRD is met, the DDR SDRAM is in the "all banks idle" state.

Precharging All: Starts with registration of a Precharge All command and ends when tRP is met. Once tRP is met, all banks is in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 9. Not bank-specific; Burst terminate affects the most recent Read burst, regardless of bank.
- 10. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 11. Requires appropriate DM masking.
- 12. A WRITE command may be applied after the completion of the READ burst; otherwise, a Burst Terminate must be used to end the READ prior to asserting a WRITE command,
- 13. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



Truth Table 4: Current State Banks n – Command to Bank m (different Bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
Any	н	Х	Х	Х	Deselect	NOP. Continue previous operation	
Any	L	Н	Н	Н	No Operation	NOP. Continue previous operation	
Idle	Х	Х	Х	Х	Any Co	ommand Otherwise Allowed to Bank m	
Row Activating,	L	L	Н	Н	Active	Select and active Row	
Active or	L	Н	L	Н	Read	Select column and start Read burst	7
	L	Н	L	L	Write	Select column and start Write burst	7
Precharge	L	L	Н	L	Precharge		
Read (Auto	L	L	Н	Н	Active	Select and activate row	
	L	Н	L	Н	Read	Select column and start new Read burst	7
Precharge	L	Н	L	L	Write	Select column and start new Write burst	7,9
Disabled)	L	L	Н	L	Precharge		
Write (Auto	L	L	Н	Н	Active	Select and active Row	
	L	Н	L	Н	Read	Select column and start Read burst	7,8
Precharge	L	Н	L	L	Write	Select column and start Write burst	7
Disabled)	L	L	Н	L	Precharge		
	L	L	Н	Н	Active	Select and active Row	
Read (with Auto	L	Н	L	Н	Read	Select column and start Read burst	3a,7
Precharge)	L	Н	L	L	Write	Select column and start Write burst	3a,7,9
	L	L	Н	L	Precharge		
	L	L	Н	Н	Active	Select and active Row	
Write (with Auto	L	Н	L	Н	Read	Select column and start Read burst	3a,7
Precharge)	L	Н	L	L	Write	Select column and start Write burst	3a,9
	L	L	Н	L	Precharge		

Notes:

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enable: See following text, notes 3a, 3b, and 3c:

Write with Auto Precharge Enable: See following text, notes 3a, 3b, and 3c:

NT5DS32M8ES / NT5DS16M16ES



From Command	To Command (Different bank)	Minimum Delay Without Concurrent Auto Precharge Support	Minimum Delay WithConcurrent Auto Precharge Support	Units	
	Read or Read w/AP	1+(BL/2) + (tWR/tCK) (rounded up)	1+(BL/2) + tWTR		
Write w/AP	Write or Write w/AP	1+(BL/2) + (tWR/tCK) (rounded up)	BL/2		
	Precharge or Activate	1			
	Read or Read w/AP	BL/2			
Read w/AP	Write or Write w/AP	CL (rounded up) + (BL/2)			
	Precharge or Activate	1			

3a. For devices which *do not support* the optional "concurrent auto precharge" feature, the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or tRP) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled or Write with Auto Precharge Enabled or Write with Auto Precharge Enabled or the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all other related limitations apply (e.g., contention between READ data and WRITE data must be avoided).

3b. For devices which *do support* the optional "concurrent auto precharge" feature, a read with auto precharge enabled, or a write with auto precharge enabled, may be followed by any command to the other banks, as long as that command does not interrupt the read or write data transfer, and all other related limitations apply (e.g., contention between READ data and WRITE data must be avoided.)

3c. The minimum delay from a read or write command with auto precharge enable, to a command to a different bank, is summarized below, for both cases of "concurrent auto precharge," supported or not:

- 4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
- 8. Requires appropriate DM masking.
- 9. A WRITE command may be applied after the completion of data output, otherwise a Burst Terminate must be used to the READ prior to asserting a WRITE command.
- 10. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

NT5DS32M8ES / NT5DS16M16ES



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
VIN, VOUT	Voltage on I/O pins relative to VSS	-0.5 to VDDQ+ 0.5	V
VIN	Voltage on Inputs relative to VSS	-1.0 to +3.6	V
VDD	Voltage on VDD supply relative to VSS	-1.0 to +3.6	V
VDDQ	Voltage on VDDQ supply relative to VSS	-1.0 to +3.6	V
TSTG	Storage Temperature (Plastic)	-55 to +150	°C
PD	Power Dissipation	1.0	W
IOUT	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Ambient operating temperatures

Symbol	Parameter	Grade	Range	
ТА		Commercial	0℃ to 70℃	
	Ambient operating temperatures	Industrial	-40℃ to 85℃	

Capacitance

Parameter	Symbol	Max.	Units	Notes
Input Capacitance: CK, CK	CI1	3.0	pF	1,4
Delta Input Capacitance: CK, CK	delta CI1	0.25	pF	1,4
Input Capacitance: All other input-only pins (except DM)	CI2	3.0	pF	1,4
Delta Input Capacitance: All other input-only pins (except DM)	delta Cl2	0.5	pF	1,4
Input/Output Capacitance: DQ, DQS, DM	CIO	5.0	pF	1,2,3,4
Delta Input/Output Capacitance: DQ, DQS, DM	delta CIO	0.5	pF	1,2,3,4

1. These values are guaranteed by design and are tested on a sample basis only.

2. Although DM is an input-only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is required to match input propagation times of DQ, DQS and DM in the system.

3. Unused pins are tied to ground.

4. This parameter is sampled. VDDQ = VDD = 2.5V ± 0.2V (DDR333); 2.6V ± 0.1V (DDR400) (minimum range to maximum range), f = 100MHz, TA = 25°C, Vout(DC) = VDDQ/2, Vout (Peak–Peak) = 0.2V. DM inputs are grouped with I/O pins -- reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).



DC Electrical Characteristics and Operating Conditions

(For DDR333, VDDQ = VDD = $+2.5V\pm0.2V$; For DDR400, VDDQ = VDD = $+2.6V\pm0.1V$)

	_	м	in			
Symbol	Parameter	DDR333	DDR400	Мах	Units	Notes
VDD	Supply Voltage	2.3	2.5	2.7	V	1
VDDQ	I/O Supply Voltage	2.3	2.5	2.7	V	1
VREF	I/O Reference Voltage	0.49 x	VDDQ	0.51 x VDDQ	V	1,2
VTT	I/O Termination Voltage (System)	VREF - 0.04		VREF + 0.04	V	1,3
VIH(DC)	Input High (Logic1) Voltage	VREF + 0.15		VDD + 0.3	V	1
VIL(DC)	Input Low (Logic0) Voltage	- 0.3		VREF - 0.15	V	1
VIN(DC)	Input Voltage Level, CK and CK Inputs	- 0.3		VDDQ + 0.3	V	1
VID(DC)	Input Differential Voltage, CK and CK Inputs	0.36		VDDQ + 0.6	V	1,4
II	Input Leakage Current Any input $0V \le VIN \le VDD$; (All other pins not under test = 0V)	-2		2	μA	
IOZ	Output Leakage Current (DQs are disabled; $0V \leq Vout \leq VDDQ$	-5		5	μA	1

1. Inputs are not recognized as valid until VREF stabilizes.

2. VREF is expected to be equal to 0.5 VDDQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed ± 2% of the DC value.

3. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.

4. VID is the magnitude of the difference between the input level on CK and the input level on CK.


NT5DS32M8ES / NT5DS16M16ES



AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, IDD Specifications and Conditions, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL (AC) and VIH (AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input low (high) level.



AC Output Load Circuit Diagrams

NT5DS32M8ES / NT5DS16M16ES



AC Input Operating Conditions

 $(VDDQ = VDD = + 2.5V \pm 0.2V (DDR333); + 2.6V \pm 0.1V (DDR400);$

Symbol	Parameter / Condition	Min	Мах	Unit	Note
VIH(AC)	Input High (Logic 1) Voltage, DQ, DQS, and DM Signals	Vref + 0.31	-	V	1,2
VIL(AC)	Input Low (Logic 0) Voltage, DQ, DQS, and DM Signals	-	Vref – 0.31	V	1,2
VID(AC)	Input Differential Voltage, CK and CK Inputs	0.7	Vddq + 0.6	V	1,2,3
VIX(AC)	Input Crossing Point Voltage, CK and CK Inputs	0.5*Vddq - 0.2	0.5*Vddq + 0.2	V	1,2,4

1. Input slew rate = 1V/ns.

2. Inputs are not recognized as valid until VREF stabilizes.

3. VID is the magnitude of the difference between the input level on CK and the input level on CK.

4. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.



IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

Unit: mA

Symbol	Conditions			
IDD0	Operating current for one bank active-precharge;			
	tRC = tRC(min);			
	tCK = 6 ns for DDR333, 5 ns for DDR400;			
	DQ, DM and DQS inputs changing once per clock cycle;			
	address and control inputs changing once every two clock cycles;			
	\overline{CS} = high between valid commands.			
IDD1	Operating current for one bank operation;			
	one bank open, BL = 4, reads (Refer to the following page for detailed test conditions)			
	\overline{CS} = high between valid commands.			
IDD2P	Precharge power-down standby current;			
	all banks idle;			
	power-down mode;			
	CKE \leq VIL(max); tCK = 6 ns for DDR333, 5 ns for DDR400;			
	VIN = VREF for DQ, DQS and DM			
IDD2F	Precharge floating standby current;			
	$\overline{CS} \ge VIH(min);$			
	all banks idle;			
	$CKE \ge VIH(min);$			
	tCK = 6 ns for DDR333, 5 ns for DDR400;			
	address and other control inputs changing once per clock cycle;			
	VIN = VREF for DQ, DQS and DM			
IDD2Q	Precharge quiet standby current;			
	$\overline{CS} \ge VIH(min);$			
	all banks idle;			
	$CKE \ge VIH(min);$			
	tCK = 6 ns for DDR333, 5 ns for DDR400;			
	address and other control inputs stable at $>=$ VIH(min) or $<=$ VIL (max);			
	VIN = VREF for DQ, DQS and DM			
IDD3P	Active power-down standby current ;			
	one bank active:			
	power-down mode;			
	$CKE \leq VIL(max);$			
	tCK = 6 ns for DDR333, 5 ns for DDR400;			
	VIN = VREF for DQ, DQS and DM			
IDD3N	Active standby current;			
-	$\overline{CS} \ge VIH(min);$			
	$CKE \ge VIH(min);$			
	one bank active; tRC = tRAS(max);			
	tCK = 6 ns for DDR333, 5 ns for DDR400;			
	DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs			
	changing once per clock cycle			
IDD4R	Operating current for burst read;			
	burst length = 2; reads; continuous burst; one bank active;			
	address and control inputs changing once per clock cycle;			
	CL = 2.5 at tCK = 6 ns for DDR333, 5 ns for DDR400;			
	$G_{\rm c} = 2.5 {\rm at tor} = 0.13 {\rm tor} DD(355, 5.15 {\rm tor} DD(400, 5.15 {\rm tor} $			

NT5DS32M8ES / NT5DS16M16ES



		50% of data changing on every transfer; IOUT = 0mA					
IDD	4W	Operating current for burst write;					
		burst length = 2; writes; continuous burst; one bank active;					
		address and control inputs changing once per clock cycle;					
		CL = 2.5 at tCK = 6 ns for DDR333, 5 ns for DDR400; DQ, DM and					
		DQS inputs changing twice per clock cycle, 50% of input data changing at every transfer					
IDD	5	Auto refresh current;					
		tRC = tRFC(min) which is 12 * tCK for DDR333 at tCK = 6ns; 14 * tCK for DDR400 at tCK =					
		5ns; IDD5: tRC = tRFC = # of clocks is for 512 Mb devices and smaller.					
IDD	6	Self refresh current;					
		CKE ≤ 0.2 V;					
		external clock on; tCK = 6ns for DDR333, 5 ns for DDR400					
IDD	7	Operating current for four bank operation;					
		four bank interleaving with BL = 4 (Refer to the following page for detailed test condition)					
1.	Typical case	e : For DDR200, 266, and 333: VDD = 2.5 V, T = 25 $^\circ$ C; For DDR400: VDD = 2.6 V, T = 25 $^\circ$ C					
2.	Worst case	: VDD = 2.7 V, T = 10 $^{\circ}$ C					
3.	Self refresh	: normal/low power respectively					
4.	Measured v	values for all items will be averaged from repeated cycles with the above description					

DETAILED test conditons for IDD1 and IDD7

Typical Case:

- For DDR333: VDD = 2.5 V, T = 25°C;

- For DDR400: VDD = 2.6 V, T = 25° C

Worst Case:

- VDD = 2.7 V, T = 10℃

Legend: A = Active, R = Read, RA = Read with Autoprecharge, P = Precharge, N = DESELECT

IDD1 : Operating current: One bank operation

Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs change logic state once per Deselect cycle. IOUT = 0mA

Timing patterns

- DDR333 (167 MHz, CL = 2.5): tCK = 6 ns, BL = 4, tRCD = 3 * tCK, tRC = 10 * tCK, tRAS = 7 * tCK

Setup:A0 N N R0 N N N P0 N N

Read: A0 N N R0 N N P0 N N -repeat the same timing with random address changing 50% of data changing at every transfer

- DDR400 (200 MHz, CL = 3): tCK = 5 ns, BL = 4, tRCD = 3 * tCK, tRC = 11 * tCK, tRAS = 8 * tCK

Setup:A0 N N R0 N N N N P0 N N

Read: A0 N N R0 N N N P0 N N -repeat the same timing with random address changing 50% of data changing at every transfer

NT5DS32M8ES / NT5DS16M16ES



IDD7 : Operating current: Four bank operation

Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on Deselect edge are not changing. IOUT = 0mA

Timing patterns

- DDR333 (167 MHz, CL = 2.5): tCK = 6 ns, BL = 4, tRRD = 2 * tCK, tRCD = 3 * tCK, tRAS = 7 * tCK


Setup: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3

Read: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 - repeat the same timing with random address changing 50% of data changing at every transfer

- DDR400 (200 MHz, CL = 3): tCK = 5 ns, BL = 4, tRRD = 2 * tCK, tRCD = 3 * tCK, tRAS = 8 * tCK

Setup: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N

Read: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N - repeat the same timing with random address changing 50% of data changing at every transfer



Timing waveform for IDD7 measurement at 100 MHz Ck operation



IDD SPECIFICATION PARAMETERS

Symbol	Х	(8	X	Unit	
	Typical	Max	Typical	Max	
IDD0	46	70	55	80	mA
IDD1	50	80	60	90	mA
IDD2P	6	8	6	8	mA
IDD2Q	23	33	25	35	mA
IDD2F	25	33	25	35	mA
IDD3P	15	18	18	21	mA
IDD3N	40	45	48	50	mA
IDD4W	83	100	93	120	mA
IDD4R	72	95	82	115	mA
IDD5	75	100	82	120	mA
IDD6	6	6	6	6	mA
IDD7	135	160	145	200	mA



Electrical Characteristics & AC Timing - Absolute Specifications

(VDDQ = VDD = $+ 2.5V \pm 0.2V$ (DDR333); $+ 2.6V \pm 0.1V$ (DDR400); See AC Characteristics)

Symbol	Paramet	or	DDR	DDR333 DDR400		DDR400		Notes
Symbol	Faialle	ei	Min	Max	Min	Max	Unit	
tAC	DQ output access time from C	K/CK	- 0.70	+0.7	- 0.70	+ 0.7	ns	
tDQSCK	DQS output access time from	CK/CK	- 0.60	+ 0.60	- 0.60	+ 0.60	ns	
tCH	CK high-level width		0.45	0.55	0.45	0.55	tCK	
tCL	CK low-level width		0.45	0.55	0.45	0.55	tCK	
tHP	CK half period		min (tCL, tCH)	-	min (tCL, tCH)	-	ns	24,25
(0)(CL=2.5	6	12	6	12	ns	
tCK	Clock cycle time	CL=3	6	12	5	12	ns	30
tDH	DQ and DM input hold time		0.45	-	0.4	-	ns	j,k,31
tDS	DQ and DM input setup time		0.45	-	0.4	-	ns	j,k,31
tIPW	Input pulse width		2.2	-	2.2	-	ns	22
tDIPW	DQ and DM input pulse width		1.75	-	1.75	-	ns	22
tHZ	Data-out high-impedance time from CK/CK		-	0.7	-	0.7	ns	15
tLZ	Data-out low-impedance time from CK/CK		- 0.7	0.7	- 0.7	0.7	ns	15
tDQSQ	DQS & associated DQ signals skew		-	0.45	-	0.4	ns	26
tQH	Data output hold time from DQS		tHP - tQHS	-	tHP - tQHS	-	ns	25
tQHS	Data hold Skew Factor		-	0.55	-	0.5	ns	25
tDQSS	write command to 1st DQS latching		0.75	1.25	0.72	1.25	tCK	
tDQSH	DQS input high pulse width		0.35	-	0.35	-	tCK	
tDQSL	DQS input low pulse width		0.35	-	0.35	-	tCK	
tDSS	DQS falling edge to CK setup	ime	0.2	-	0.2	-	tCK	
tDSH	DQS falling edge hold time from	m CK	0.2	-	0.2	-	tCK	
tMRD	Mode register set command cy	rcle time	2	-	2	-	tCK	
tWPRES	write preamble setup time		0	-	0	-	ns	17
tWPST	write postamble		0.4	0.6	0.4	0.6	tCK	16
tWPRE	write preamble		0.25	-	max(0.25 * tCK,1.5ns)	-	tCK	8
tIH	Address and control input hold time(fast slew rate)		0.75	-	0.6	-	ns	i, 19, 21-23
tIS	Address and control input setup time(fast slew rate)		0.75	-	0.6	-	ns	i, 19, 21-23
tIH	Address and control input hold	time(slow slew rate)	0.8	-	0.7	-	ns	i, 20-23
tIS	Address and control input setu	p time(slow slew rate)	0.8	-	0.7	-	ns	i, 20-23

NT5DS32M8ES / NT5DS16M16ES




							1	
Symbol	Parame	ter	DDR	333	DDR400		Unit	Notes
Cymbol			Min	Max	Min	Max		Holes
tRPRE	Read preamble		0.9	1.1	0.9	1.1	tCK	28, 33
tRPRES	Read preamble setup time(Op	otional CL=1.5)	-	N/A	-	N/A	ns	28
tRPST	Read postamble		0.4	0.6	0.4	0.6	tCK	33
tRAS	Active to Precharge		42	70K	40	70K	ns	
tRC	Active to Active/Auto-refresh	command period	60	-	55	-	ns	
tRFC	Auto-refresh to Active/Auto-refresh command period		72	-	70	-	ns	
tRCD	Active to Read or write delay		18	-	15	-	ns	
tRP	Precharge command period		18	-	15	-	ns	
tRAP	Active to Read Command with Auto Precharge		tRCD	-	tRCD	-	ns	
tRRD	Active bank A to Active bank B command		12	-	10	-	ns	
tWR	write recovery time		15	-	15	-	ns	
tDAL	Auto precharge write recovery	/ + precharge time	-	-	-	-	tCK	27
		CL= 1.5	N/A	-	N/A	-	tCK	
tWTR	Internal write to read command delay	CL=2.5	1	-	2	-	tCK	
	command delay	CL=3	1	-	2	-	tCK	
tXSNR	Exit self-refresh to non-read command		75	-	75	-	ns	29
tXSRD	Exit self-refresh to read comm	nand	200	-	200	-	tCK	
tREFI	Average Periodic Refresh Inte	erval	-	7.8	-	7.8	μs	18, 31

NT5DS32M8ES / NT5DS16M16ES



Notes

- 1. All voltages referenced to Vss.
- 2. Tests for ac timing, IDD, and electrical, ac and dc characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. The timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).




- 4. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified ac input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between VIL(ac) and VIH(ac).
- 5. The ac and dc input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the ac input level and will remain in that state as long as the signal does not ring back above (below) the dc input LOW (HIGH) level.
- Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE ≤ 0.2VDDQ is recognized as LOW.
- 7. VREF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak-to-peak noise on VREF may not exceed +/-2% of the dc value.
- 8. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the dc level of VREF.
- 9. VID is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
- 10. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the dc level of the same.
- 11. Enables on-chip refresh and address counters.
- 12. IDD specifications are tested after the device is properly initialized.
- 13. The CK, \overline{CK} input reference level (for timing referenced to CK, \overline{CK}) is the point at which CK and \overline{CK} cross; the input reference level for signals other than CK, \overline{CK} , is VREF.
- 14. The output timing reference voltage level is VTT.



NT5DS32M8ES / NT5DS16M16ES

15. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving (tHZ), or begins driving (tLZ). Calculate the point when the device is no longer driving (tHZ) or begins driving (tLZ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



- 16. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 17. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 18. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 19. For command/address input slew rate ≥1.0 V/ns
- 20. For command/address input slew rate ≥0.5 V/ns and <1.0 V/ns
- 21. For CK & CK slew rate ≥1.0 V/ns (single-ended)
- 22. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- 23. Slew Rate is measured between VOH(ac) and VOL(ac).
- 24. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH). For example, tCL and tCH are = 50% of the period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.
- 25. tQH = tHP tQHS, where: tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQon the next transition, both of which are, separately, due to data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- 26. tDQSQ Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
- 27. tDAL = (tWR/tCK) + (tRP/tCK) For each of the terms above, if not already an integer, round to the next highest integer.
- 28. Optional CAS Latency, 1.5, is only defined for DDR200 speed grade
- 29. In all circumstances, tXSNR can be satisfied using tXSNR = tRFCmin + 1*tCK
- 30. The only time that the clock frequency is allowed to change is during self-refresh mode

NT5DS32M8ES / NT5DS16M16ES



- 31. If refresh timing or tDS/tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 32. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 33. tRPST end point and tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (tRPST), or begins driving (tRPRE). Calculate the point when the device is no longer driving (tRPST) or begins driving (tRPRE) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



SYSTEM CHARACTERISTICS for DDR SDRAMS

These characteristics are for system simulation purposes and are guaranteed by design.

Input Slew Rate for DQ, DQS, and DM

AC CHARACTERISTICS	SYMBOL	DDF	400	DDF	333	UNITS	NOTES
PARAMETER	STMBOL	MIN	МАХ	MIN	МАХ	UNITS	NUTES
DQ/DM/DQS input slew rate measured between	DCSLEW	0.5	0.4	0.5	0.4	V/ns	
VIH(DC), VIL(DC) and VIL(DC), VIH(DC)	DUSLEW	0.5	0.4	0.5	0.4	v/ns	a, m

Input Setup & Hold Time Derating for Slew Rate

Input Slew Rate	∆tlS	∆tlH	UNITS	NOTES
0.5 V/ns	0	0	ps	i
0.4 V/ns	+50	0	ps	i
0.3 V/ns	+100	0	ps	i

Input/Output Setup & Hold Time Derating for Slew Rate

I/O Input Slew Rate	∆tDS	∆tDH	UNITS	NOTES
0.5 V/ns	0	0	ps	k
0.4 V/ns	+75	+75	ps	k
0.3 V/ns	+150	+150	ps	k

Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate

Delta Slew Rate	∆tDS	∆tDH	UNITS	NOTES
±0.0 ns/V	0	0	ps	j
±0.25 ns/V	+50	+50	ps	j
±0.5 ns/V	+100	+100	ps	j

Output Slew Rate Characteristics (X4, X8 Devices only)

Slew Rate Characteristic	Typical Range(V/ns)	Minimum(V/ns)	Maximum(V/ns)	NOTES
Pullup Slew Rate	1.2 - 2.5	1.0	4.5	a,c,d,f,g,h
Pulldown Slew Rate	1.2 - 2.5	1.0	4.5	b,c,d,f,g,h

Output Slew Rate Characteristics (X16 Devices only)


Slew Rate Characteristic	Typical Range(V/ns)	Minimum(V/ns)	Maximum(V/ns)	NOTES
Pullup Slew Rate	1.2 - 2.5	0.7	5.0	a,c,d,f,g,h
Pulldown Slew Rate	1.2 - 2.5	0.7	5.0	b,c,d,f,g,h

NT5DS32M8ES / NT5DS16M16ES




AC Overshoot/Undershoot Specification for Address and Control Pins

Parameter	Specification
Parameter	DDR333/400
Maximum peak amplitude allowed for overshoot	1.5 V
Maximum peak amplitude allowed for undershoot	1.5 V
The area between the overshoot signal and VDD must be less than or equal to	4.5 V-ns
The area between the undershoot signal and GND must be less than or equal to	4.5 V-ns



Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins

Parameter	Specification
Farameter	DDR333/400
Maximum peak amplitude allowed for overshoot	1.2 V
Maximum peak amplitude allowed for undershoot	1.2 V
The area between the overshoot signal and VDD must be less than or equal to	2.4 V-ns
The area between the undershoot signal and GND must be less than or equal to	2.4 V-ns



NT5DS32M8ES / NT5DS16M16ES



Clamp V-I Characteristics for Address, Control and Data Pins


	Minimum Power Clamp	
(V)	Current (mA)	Clamp Current (mA)
0	0	0
0.1	0	0
0.2	0	0
0.3	0	0
0.4	0	0
0.5	0	0
0.6	0	0
0.7	0	0.1
0.8	0.1	0.6
0.9	1	1.8
1.0	2.5	3.4
1.1	4.7	5.6
1.2	6.8	7.6
1.3	9.1	10
1.4	11	13
1.5	13.5	15.4
1.6	16	18
1.7	18.2	21.6
1.8	21	25
1.9	23.3	28
2.0	26	31
2.1	28.2	34.4
2.2	31	38
2.3	33	42
2.4	35	46
2.5	37	50

NT5DS32M8ES / NT5DS16M16ES




System Notes:

a. Pullup slew rate is characterized under the test conditions as shown in Figure 39.



b. Pulldown slew rate is measured under the test conditions shown in Figure 40.



c. Pullup slew rate is measured between (VDDQ/2 - 320 mV±250 mV)
 Pulldown slew rate is measured between (VDDQ/2 + 320 mV±250 mV)
 Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.

Example: For typical slew rate, DQ0 is switching

For minimum slew rate, all DQ bits are switching worst case pattern For maximum slew rate, only one DQ is switching from either high to low, or low to high. The remaining DQ bits remain the same as for previous state.

d. Evaluation conditions

Typical: 25 °C (T Ambient), VDDQ = nominal, typical process Minimum: 70 °C (T Ambient), VDDQ = minimum, slow-slow process Maximum: 0 °C (T Ambient), VDDQ = maximum, fast-fast process

e. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.

73

- f. Verified under typical conditions for qualification purposes.
- g. TSOPII package devices only.

NT5DS32M8ES / NT5DS16M16ES



- h. Only intended for operation up to 266 Mbps per pin.
- A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below 0.5 V/ns as shown.
 The Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions. A derating factor applies to speed bins DDR200, DDR266, and DDR333.
- j. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.

The delta rise/fall rate is calculated as: {1/(Slew Rate1)}-{1/(slew Rate2)}


For example: If Slew Rate 1 is 0.5 V/ns and Slew Rate 2 is 0.4 V/ns, then the delta rise,fall rate is -0.5 ns/V. Using the table given, this would result in the need for an increase in tDS and tDH of 100 ps. A derating factor applies to speed bins DDR200, DDR266, and DDR333.

- k. Table is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either VIH(ac) to VIL(AC) or VIH(DC) to VIL(DC), and similarly for rising transitions. A derating factor applies to speed bins DDR200, DDR266, and DDR333.
- I. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.


NT5DS32M8ES / NT5DS16M16ES



Data Input (Write) (Timing Burst Length =4)




Data Output (Read) (Timing Burst Length =4)






Initialize and Mode Register Set



NT5DS32M8ES / NT5DS16M16ES


Power Down Mode





NT5DS32M8ES / NT5DS16M16ES

Auto Refresh






NT5DS32M8ES / NT5DS16M16ES




Self Refresh Mode






Read without Auto Precharge (Burst Length = 4)






Read with Auto Precharge (Burst Length = 4)




Bank Read Access (burst Length = 4)









Write without Auto Precharge (Burst Length = 4)






Write with Auto Precharge (Burst Length = 4)










Write DM Operation (Burst Length = 4)



NT5DS32M8ES / NT5DS16M16ES



Revision History

Version	Page	Modified	Description	Released
1.0	-	-	Preliminary Release	01/2013
1.1	All	-	Renew it based on JESD79-F and NTC-DDR-128M-I-R1.1	08/2013
1.2	-	-	Official Release.	11/2013
1.3	P6	POD	Correct the Spec. 1. Width without leg:10.16±0.13 (was: 10.16±0.013) 2. Width with leg:11.76±0.20 (was: 11.76±0.020) 3. Leg: 0.5±0.10 (was: 0.5±0.010)	01/2014
1.4	P57	Capacitance	Remove min Spec and modify the notes.	05/2014
1.5	P4	Part Number Guide	Simplify part number guide.	08/2014
	P65,66	-	Remove 6K/-6KI and 5T/5TI code from AC/DC timing table.	00/2014



http://www.nanya.com/