# Commercial Mobile LPDDR4 4Gb/8Gb(DDP) SDRAM

## **Features**

#### Basis LPDDR4 Compliant

- Low Power Consumption
- 16n Prefetch Architecture and BL16, BL32 (OTF)

#### Signal Integrity

- Internal VREF and VREF Training
- Configurable DS for system compatibility
- Configurable On-Die Termination
- ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 $\Omega$ ± 1%)
- Data bus inversion (DBI)

#### • Training for Signals' Synchronization

- DQ Calibration offering specific DQ output patterns

## Data Integrity

- DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
- Auto Refresh and Self Refresh Modes

### Power Saving Modes

- Partial Array Self Refresh (PASR)
- Frequency Set Point(WR/OP)
- Clock-stop capability

#### LVSTL interface and Power Supply

- VDD1/VDD2/VDDQ = 1.8V/1.1V/1.1V

# **Programmable**

- Ron (Typical:40/48/60/80/120/240)
- R<sub>TT</sub> (40/48/60/80/120/240)

- RL/WL Select (Set A / Set B)
- nWR (X16 mode / X8 Byte mode)
- PASR (bank/segment)

# **Options**

#### ■ Speed Grade (DataRate)

- -3733 Mbps / RL=32
- -3200 Mbps / RL=28

#### ■ Temperature Range (Tc)

- Commercial Grade : - 30°C to +105°C<sup>2</sup>

## ■ Package Information

Lead-free RoHS compliance and Halogen-free

#### ■ Density and Addressing

Items (FBGA Package)	Width x Length x Height (mm)	Ball pitch (mm)		Items	
			Di	e Quantity	
	0.65/0.80 10.00 x 15.00 x 0.83 Mixed		Num	Number of Banks	
		2.27/2.22			
200 Ball			Row		
200 Daii		Mixed		Column	
				Tc≦85°C	
			tREFI 1	85°C <tc<u>≤95</tc<u>	
				95°C <tc≦10< td=""></tc≦10<>	

	Items	X16_1CH	X16_2CH	
Die	e Quantity	Single Die	Dual Die	
Num	ber of Banks	8	8	
Bar	nk Address	BA[2:0]	BA[2:0]	
	Row	R[14:0]	R[14:0]	
	Column	C[9:0]	C[9:0]	
	Tc≦85°C	3.9µs		
tREFI 1	85°C <tc<u>≤95°C</tc<u>	1.95µs		
	95°C <tc≦105°c< td=""><td>0.97</td><td>/5μs</td></tc≦105°c<>	0.97	/5μs	

- 1. tREFI values for all bank refresh is within temperature specification (<= 85°C).
- 2. AC/DC will be derated when above 85°C.




# **Ordering Information**

		_	_	Speed				
Density	Organization	Part Number	Package	tCK (ns)	Data Rate (Mb/s/pin)	RL		
		LPDDR4 Con	nmercial Grade	е				
4Gb	256M x 16	NT6AN256M16AV-J2		0.535	LPDDR4-3733	32		
(SDP)	(1-CH)	NT6AN256M16AV-J3 <sup>1</sup>	200 Ball	0.625	LPDDR4-3200	28		
8Gb	o 256M x 32	NT6AN256T32AV-J2	200 54	0.535	LPDDR4-3733	32		
(DDP)	(2-CH)	NT6AN256T32AV-J3 <sup>1</sup>		0.625	LPDDR4-3200	28		

NOTE:

<sup>1.</sup>Please confirm with NTC for the available schedule.

# **NANYA Part Number Guide**



# **Operating Frequency**

The backward compatibility of each frequency is listed in the following table. If an application operates at specific frequency which is not defined herein but within the highest and the lowest frequencies, then the comparative loose specifications to DRAM must be adopted from the neighboring defined frequency. Please confirm with NTC when the operating frequency is slower than the defined frequency.

Frequency [MHz]	1866	1600	1333	1200	1066	800		
RL [nCK]	32	28	24	24	20	14	Unit	
VDDQ [V]	1.1	1.1	1.1	1.1	1.1	1.1		
NT6AN256T32AV-J2	3733	3200	2667	2400	2133	1600	Mbps	
NT6AN256M16AV-J2	3733	3200	2667	2400	2133	1600	Mbps	
NT6AN256T32AV-J3	N/A	3200	2667	2400	2133	1600	Mbps	
NT6AN256M16AV-J3	N/A	3200	2667	2400	2133	1600	Mbps	

Notes:


Any part number also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but has been verified.



# Package Block Diagram

# Single Die, Single Channel Package Part Number: NT6AN256M16AV-XXX

Available: 200b






# Package Block Diagram

# Dual Die, Dual Channel Package Part Number: NT6AN256T32AV-XXX

Available: 200b



# Ball Assignments LPDDR4 200-ball FBGA SDP X16\_1ch

Part Number: NT6AN256M16AV-XXX

A1												
	1	2	3	4	5	6 7	8	9	10	11	12	
Α	DNU	DNU	VSS	VDD2	ZQ		NC	VDD2	VSS	DNU	DNU	Α
В	DNU	DQ0_a	VDDQ	DQ7_a	VDDQ		VDDQ	DQ15_a	VDDQ	DQ8_a	DNU	В
С	VSS	DQ1_a	DMI0_a	DQ6_a	VSS		VSS	DQ14_a	DMI1_a	DQ9_a	VSS	С
D	VDDQ	VSS	DQS0_a	VSS	VDDQ		VDDQ	VSS	DQS1_a	VSS	VDDQ	D
Е	VSS	DQ2_a	DQS0_a	DQ5_a	VSS		VSS	DQ13_a	DQS1_a	DQ10_a	VSS	Е
F	VDD1	DQ3_a	VDDQ	DQ4_a	VDD2		VDD2	DQ12_a	VDDQ	DQ11_a	VDD1	F
G	VSS	ODT_CA_a	VSS	VDD1	VSS		VSS	VDD1	VSS	NC	VSS	G
Н	VDD2	CA0_a	NC	CS_a	VDD2		VDD2	CA2_a	CA3_a	CA4_a	VDD2	Н
J	VSS	CA1_a	VSS	CKE_a	NC		CK_a	CK_a	VSS	CA5_a	VSS	J
Κ	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2	K
L												L
М												М
N	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2	N
Р	VSS	NC	VSS	NC	NC		NC	NC	VSS	NC	VSS	Р
R	VDD2	NC	NC	NC	VDD2		VDD2	NC	NC	NC	VDD2	R
Т	VSS	NC	VSS	VDD1	VSS		VSS	VDD1	VSS	RESET	VSS	Т
U	VDD1	NC	VDDQ	NC	VDD2		VDD2	NC	VDDQ	NC	VDD1	U
٧	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS	٧
W	VDDQ	VSS	NC	VSS	VDDQ		VDDQ	VSS	NC	VSS	VDDQ	W
Υ	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS	Υ
AA	DNU	NC	VDDQ	NC	VDDQ		VDDQ	NC	VDDQ	NC	DNU	АА
ΑВ	DNU	DNU	VSS	VDD2	VSS		VSS	VDD2	VSS	DNU	DNU	АВ
-	1	2	3	4	5	6 7	8	9	10	11	12	

- 1. 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
- 2. Top View, A1 in top left corner.
- 3. Die pad Vss and VssQ signals are combined to Vss package balls.

# **Ball Assignments**

# LPDDR4 200-ball FBGA DDP X16\_2ch

Part Number: NT6AN256T32AV-XXX

A1												
	1	2	3	4	5	6 7	8	9	10	11	12	
Α	DNU	DNU	VSS	VDD2	ZQ		NC	VDD2	VSS	DNU	DNU	А
В	DNU	DQ0_a	VDDQ	DQ7_a	VDDQ		VDDQ	DQ15_a	VDDQ	DQ8_a	DNU	Е
С	VSS	DQ1_a	DMI0_a	DQ6_a	VSS		VSS	DQ14_a	DMI1_a	DQ9_a	VSS	c
D	VDDQ	VSS	DQS0_a	VSS	VDDQ		VDDQ	VSS	DQS1_a	VSS	VDDQ	
Е	VSS	DQ2_a	DQS0_a	DQ5_a	VSS		VSS	DQ13_a	DQS1_a	DQ10_a	VSS	E
F	VDD1	DQ3_a	VDDQ	DQ4_a	VDD2		VDD2	DQ12_a	VDDQ	DQ11_a	VDD1	F
G	VSS	ODT_CA_a	VSS	VDD1	VSS		VSS	VDD1	VSS	NC	VSS	G
Н	VDD2	CA0_a	NC	CS_a	VDD2		VDD2	CA2_a	CA3_a	CA4_a	VDD2	H
J	VSS	CA1_a	VSS	CKE_a	NC		CK_a	CK_a	VSS	CA5_a	VSS	J
K	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2	k
L												L
М												Ν
N	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2	١
Р	VSS	CA1_b	VSS	CKE_b	NC		CK_b	CK_b	VSS	CA5_b	VSS	F
R	VDD2	CA0_b	NC	CS_b	VDD2		VDD2	CA2_b	CA3_b	CA4_b	VDD2	F
Т	VSS	ODT_CA_b	VSS	VDD1	VSS		VSS	VDD1	VSS	RESET	VSS	Т
U	VDD1	DQ3_b	VDDQ	DQ4_b	VDD2		VDD2	DQ12_b	VDDQ	DQ11_b	VDD1	ι
٧	VSS	DQ2_b	DQS0_b	DQ5_b	VSS		VSS	DQ13_b	DQS1_b	DQ10_b	VSS	٧
W	VDDQ	VSS	DQS0_b	VSS	VDDQ		VDDQ	VSS	DQS1_b	VSS	VDDQ	W
Υ	VSS	DQ1_b	DMI0_b	DQ6_b	VSS		VSS	DQ14_b	DMI1_b	DQ9_b	VSS	Υ
AA	DNU	DQ0_b	VDDQ	DQ7_b	VDDQ		VDDQ	DQ15_b	VDDQ	DQ8_b	DNU	A
ΑВ	DNU	DNU	VSS	VDD2	VSS		VSS	VDD2	VSS	DNU	DNU	Α
•	1	2	3	4	5	6 7	8	9	10	11	12	-

- 1. 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
- 2. Top View, A1 in top left corner.
- 3. Die pad Vss and VssQ signals are combined to Vss package balls.



# **Package Outline Drawing**

## Part Number: NT6AN256M16AV-XXX, NT6AN256T32AV-XXX

Unit: mm

\* BSC (Basic Spacing between Center) 0000 BOTTOM VIEW TOP VIEW -8.8 BSC -0.80 BSC - PIN A1 INDEX! 0.3+/-0.05 00 0.10 BSC-3.65 15.00 0000 0000Q 200 X Øb 0.35 + / -0.0510.00 +/- 0.10 △ Max 0.10




# **Ball Descriptions**

Symbol	Туре	Function
CK_A , CK_A CK_B , CK_B	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of $\overline{\text{CK}}$ . AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A , CKE_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions.  CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A , CS_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
DMI[1:0]_A DMI[1:0]_B	Input/output	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
DQ[15:0]_A DQ[15:0]_B	Input/output	Data Bus: Bi-direction data bus.
DQS[1:0]_A  DQS[1:0]_A  DQS[1:0]_B,  DQS[1:0]_B	Input/output	Data Strobe: DQS and DQS are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
ZQ	Reference	Calibration Reference. Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
V <sub>DD1</sub>	Supply	Power Supply 1: Core power supply
V <sub>DD2</sub>	Supply	Power Supply 2: Core power supply
VDDQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
Vss, Vssq	GND	Ground
RESET	Input	Reset: When asserted LOW, the RESET signal resets both channels of the die.






# **Simplified State Diagram**



Abbr.	Function	Abbr.	Function
PRE(A)	Precharge (All)	CKE=L	Enter Power Down
ACT	Activate	CKE=H	Exit Power Down
WR(A)	Write (w/ Autoprecharge)	SRE	Enter Self Refresh
MWR(A)	Mask-Write (w/ Autoprecharge)	SRX	Exit Self Refresh
RD(A)	Read (w/ Autoprecharge)	REF	Refresh
MRW	Mode Register Write	MPC	Multi-Purpose Command (w/ NOP)
MRR	Mode Register Read		



# Simplified State Diagram



- 1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2. In IDLE state, all banks are pre-charged.
- 3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training.
  - See the applicable training section for more information.
- 4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training.
  - See the applicable training section for more information.
- 5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7. The RESET pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET.



# Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined.


## MRS defaults settings

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 <sub>B</sub>	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	Ов	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 <sub>B</sub>	WL = 4
RL	MR2 OP[2:0]	000 <sub>B</sub>	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 <sub>B</sub>	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00в	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
V <sub>REF</sub> (CA) Setting	MR12 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (CA) Range[1] enabled
V <sub>REF</sub> (CA) Value	MR12 OP[5:0]	001101 <sub>B</sub>	Range1: 27.2% of V <sub>DD2</sub>
V <sub>REF</sub> (DQ) Setting	MR14 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (DQ) Range[1] enabled
V <sub>REF</sub> (DQ) Value	MR14 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DDQ</sub>

Voltage Ramp and Device Initialization

The following sequence shall be used to power up the device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

## **Power Ramp and Initialization Sequence**



#### Notes:

Training is optional and may be done at the system architects discretion. The training sequence after ZQ\_CAL Latch
 (Th, Sequence7~9) in Initialization Sequence is simplified recommendation and actual training sequence may vary depending on systems.



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

1) While applying power (after Ta), RESET is recommended to be LOW (≤0.2 x V<sub>DD2</sub>) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET is held LOW.Power supply voltage ramp requirements are provided. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>.V<sub>DD2</sub> must ramp at the same time or earlier than V<sub>DDQ</sub>.

### **Voltage Ramp Conditions**

After	Applicable Conditions
To is used and	$V_{DD1}$ must be greater than $V_{DD2}$
Ta is reached	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200mV

- 1. Ta is the point when any power supply first reaches 300mV.
- 2. Voltage ramp conditions apply between Ta and power-off (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined ranges.
- 4. Power ramp duration tINITO (Tb-Ta) must not exceed 20ms.
- 5. The voltage difference between any of VSS and VSSQ pins must not excess 100mV.
- 2) Following the completion of the voltage ramp (Tb), RESET must be maintained LOW. DQ, DMI, DQS and DQS voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. CKE, CK, CK, CS and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.
- 3) Beginning at Tb, RESET must remain LOW for at least tINIT1 (Tc), after which RESET can be de-asserted to HIGH(Tc). At least 10ns before RESET de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".
- 4) After RESET is de-asserted (Tc), wait at least tINIT3 before activating CKE. Clock (CK, CK) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
- 5) After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands (Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
- 6) After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory (Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
- 7) After tZQLAT is satisfied (Th) the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to



calibrate the device's internal  $V_{REF}$  and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and  $V_{REF}(CA)$  set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.

NOTE: The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See Command Bus Training, MRW for information on how to enter/exit the training mode.

- 8) After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high (Ti). See Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS/DQS timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
- 9) After write leveling, the DQ Bus (internal V<sub>REF</sub>(DQ), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust V<sub>REF</sub>(DQ)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and V<sub>REF</sub>(DQ) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
- 10) At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

### **Initialization Timing Parameters**

Parameter	Val	Value		Comment
Parameter	Min	Max	Unit	Comment
tINIT0	-	20	ms	Maximum voltage-ramp time
tINIT1	200	-	us	Minimum RESET LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE low time before RESET high
tINIT3	2	-	ms	Minimum CKE low time after RESET high
tINIT4	5	-	tCK	Minimum stable clock before first CKE high
tINIT5	2	-	us	Minimum idle time before first MRW/MRR command
tZQCAL	1	-	us	ZQ calibration time
tZQLAT	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
tCKb	Note *1,2	Note *1,2	ns	Clock cycle time during boot

- 1. Min tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

## **Reset Initialization with Stable Power**

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET below 0.2 x V<sub>DD2</sub> anytime when reset is needed. RESET needs to be maintained for minimum tPW\_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET.
- 2. Repeat steps 4 to 10 in "Voltage Ramp and Device Initialization" section.

## **Reset Timing Parameter**

Davameter	Val	ue	Unit	Comment	
Parameter	Min	Max	Unit	Comment	
tPW_RESET	100	-	ns	Minimum RESET low Time for Reset Initialization with stable power	

## **Power-off Sequence**

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $\leq$ 0.2 X V<sub>DD2</sub>) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS and  $\overline{DQS}$  voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up.  $\overline{RESET}$ , CK,  $\overline{CK}$ , CS and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

## **Power Supply Conditions**

After	Applicable Conditions
To and Ta	$V_{DD1}$ must be greater than $V_{DD2}$
Tx and Tz	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200mV

The voltage difference between any of V<sub>SS</sub>, V<sub>SSQ</sub> pins must not exceed 100mV.

# **Uncontrolled Power-Off Sequence**

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than 0.5V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

## **Timing Parameters Power Off**

Symbol	Val	lue	Unit	Comment
Symbol	Min	Max	Onit	Comment
tPOFF	-	2	S	Maximum Power-off ramp item



# **Mode Register Definition**

# Mode Register Assignment and Definition in LPDDR4 SDRAM

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

MR##         OP[7]         OP[6]         OP[8]         OP[3]         OP[3]         OP[2]         OP[1]         OP[0]           0         CATR         RFU         RFU         RFU         tatency mode         Reresh Mode           1         RPST         ¬WR (for AP)         RD-PRE         WR-PRE         BUR-PRE         WR-PRE         BUR-PRE         NB-PRE	comma	nmand is used to write a mode register.															
1	MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]								
Note	0	CATR	RFU	RFU	RZ	QI	RFU	Latency mode	Refresh Mode								
3	1	RPST		nWR (for AP)		RD-PRE	WR-PRE	В	BL .								
Tup	2	WR Lev	WLS		WL			RL									
LPDDR4 MarJacturer ID           6         Revision ID-1           7         Revision ID-2           8         IO With         Desity         Type IT Type I	3	DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL								
Revision ID-1           7         Revision ID-2           8         IO W ID Specific Test Register           9         Vendor Specific Test Register           10         RFU         DQ ODT           11         RFU         DQ ODD           12         CBT Mode         VR.CA ODT         RFU         DQ ODD           13         FSP-OP         FSP-WR         DMD         RRFU         VRC         VRC         VRC         VRD         VRC         VRC <td <="" colspan="8" td=""><td>4</td><td>TUF</td><td>Therma</td><td>l Offset</td><td>PPRE</td><td>SR Abort</td><td></td><td>Refresh Rate</td><td></td></td>	<td>4</td> <td>TUF</td> <td>Therma</td> <td>l Offset</td> <td>PPRE</td> <td>SR Abort</td> <td></td> <td>Refresh Rate</td> <td></td>								4	TUF	Therma	l Offset	PPRE	SR Abort		Refresh Rate	
Revision ID-2           8         IO Width         De sity         Type           9         Vendr Specific Test Register           10         RFU         DQ ODT           11         RRU         DQ OD DQ ODT           12         CBT Mode         VREC(CA)           13         FSP-OP         FSP-WR         DMD         RRO         VREC(DQ)           15         VREC(DQ)           16         VREC(DQ)           17         VREC(DQ)           18         DQS Oscillator Count - LSB           19         DQS Oscillator Count - LSB           20         Upper-Byte Invert Register for DQ Calibration           21         CPUS ODT Count - LSB           22         ODTD for x8 2k](Byte) mode         ODT Count - LSB           23         DQS oscillator Text Invert Register for DQ Calibration           24         TRR Mode         DQS Oscillator Text Invert Register           25         DQS Oscillator Text Invert Register           26         DQS Oscillat	5				LPDDR4 Ma	nufacturer ID											
8 IO With IO Best IV Endor Specific Test Register         9 IO Sect II S	6				Revisi	on ID-1											
Page	7				Revisi	on ID-2											
10	8	IO W	/idth		Der	sity		Ту	pe								
11         RFU         DQ ODT           12         CBT Mode         VR-CA         VR-CA         VRCG         VRO         RPT         CBT           13         FSP-OP         FSP-WR         DMD         RRO         VRCG         VRO         RPT         CBT           14         RFU         VR(dq)         VREF(DQ)         VREF(DQ	9			V	endor Specif	ic Test Registe	er										
12	10				RFU				ZQ-Reset								
13	11	RFU		CA ODT		RFU		DQ ODT									
14         RFU         VR(dq)         VREF(DQ)           15         Lower-Byte Invert Register for DQ Calibration           16         PASR Bank Mask           17         PASR Segment Mask           18         DQS Oscillator Count - LSB           19         DQS Oscillator Count - MSB           20         Upper-Byte Invert Register for DQ Calibration           21         RFU           22         ODTD for x8 ≥h(Byte) mode         ODTD-CA         ODTE-CK         SOC ODT           23         DQS interval timer run time setting           24         TRR Mode BA         Unlimited MAC         MAC Value           25         PPR Resource           30         REFU           30         Reserved for testing – SDRAM will ignore           31         Byte mode Vref Selection         RFU           32         DQ Calibration Pattern "A" (default = 5AH)           33°38         RESU           Reserved for testing – SDRAM will ignore	12	CBT Mode	VR-CA			V <sub>REF</sub>	(CA)										
Lower-Byte Invert Register for DQ Calibration  PASR Bank Mask  PASR Segment Mask  PASR Segment Mask  DQS Oscillator Count - LSB  DQS Oscillator Count - MSB  Upper-Byte Invert Register for DQ Calibration  PASR Segment Mask  DQS Oscillator Count - MSB  NETU  DQS Oscillator Count - MSB  DQS Oscillator Oother - MSB  DQS Oscillator Oother - MSB  DQS Oscillator - MS	13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	СВТ								
PASR Bank Mask	14	RFU VR(dq) V <sub>REF</sub> (DQ)															
PASR Segment Mask	15			Lower-By	te Invert Reg	ister for DQ C	alibration										
DQS Oscillator Count - LSB           19         DQS Oscillator Count - MSB           20         VUpper-Byte Invert Register for DQ Calibration           21         RFU           22         ODTD for x8 2th (Byte) mode         ODTD-CA         ODTE-CK         SOC ODT           23         DQS interval timer run time setting           24         TRR Mode         MAC Value           25         PPR Resource           26~29         RFU           30         Reserved for testing – SDRAM will ignore           31         Byte mode Vref Selection           32         DQ Calibration Pattern "A" (default = 5AH)           33~38         RFU           39         Reserved for testing – SDRAM will ignore	16				PASR Ba	nk Mask											
19	17				PASR Segr	ment Mask											
Upper-Byte Invert Register for DQ Calibration  RFU  DDTD for x8 2th(Byte) mode   ODTD-CA   ODTE-CS   ODTE-CK   SOC ODT  TRR Mode   TRR Mode BAH   Unlimited MAC   MAC Value  TRR Mode   TRR Mode BAH   Unlimited MAC   MAC Value  PPR Resource  RFU  RESERVED   RFU  PR Reserved for testing − SDRAM will ignore  PR FU  RFU  RFU  RESERVED   RFU  RESERVED   RFU  RESERVED   RFU  RESERVED   RFU  RESERVED   RFU  RESERVED   RESERVED   RFU  RESERVED   RFU  RESERVED   RESERVED   RFU	18				DQS Oscillate	or Count - LSB											
RFU         22       ODTD for x8 2ch(Byte) mode       ODTD-CA       ODTE-CS       ODTE-CK       SOC ODT         23       DQS interval timer run time setting         24       TRR Mode       TRR Mode BA       Unlimited MAC       MAC Value         25       PPR Resource         26~29       RFU         30       Reserved for testing – SDRAM will ignore         31       Byte mode Vref Selection       RFU         32       DQ Calibration Pattern "A" (default = 5AH)         33~38       RFU         39	19				DQS Oscillato	r Count - MSE	3										
22 ODTD for x8 2th (Byte) mode ODTD-CA ODTE-CS ODTE-CK SOC ODT  23 DQS interval timer run time setting  24 TRR Mode TRR Mode BAn Unlimited MAC MAC Value  25 PPR Resource  26~29 RFU  30 Reserved for testing - SDRAM will ignore  31 Byte mode Vref Selection PQ Calibration Pattern "A" (default = 5AH)  32~38 Reserved for testing - SDRAM will ignore	20			Upper-By	te Invert Reg	ister for DQ C	alibration										
DQS interval timer run time setting  TRR Mode TRR Mode BAn Unlimited MAC MAC Value  PPR Resource  RFU  Reserved for testing – SDRAM will ignore  RFU  DQ Calibration Pattern "A" (default = 5AH)  Reserved for testing – SDRAM will ignore	21				R	FU											
24         TRR Mode         TRR Mode BAn         Unlimited MAC         MAC Value           25         PPR Resource           26~29         RFU           30         Reserved for testing − SDRAM will ignore           31         Byte mode Vref Selection         RFU           32         DQ Calibration Pattern "A" (default = 5AH)           33~38         RFU           39         Reserved for testing − SDRAM will ignore	22	ODTD for x8 2	ch(Byte) mode	ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT									
PPR Resource  RFU  Reserved for testing – SDRAM will ignore  RFU  PPR Resource  RFU  Reserved for testing – SDRAM will ignore  RFU  PPR Resource  RFU  RFU  RFU  RFU  RFU  RFU  RFU  RF	23			DQS	interval time	er run time se	tting										
26~29 RFU  30 Reserved for testing – SDRAM will ignore  31 Byte mode Vref Selection RFU  32 DQ Calibration Pattern "A" (default = 5AH)  33~38 RFU  39 Reserved for testing – SDRAM will ignore	24	TRR Mode	Т	RR Mode BA	n	Unlimited MAC		MAC Value									
Reserved for testing – SDRAM will ignore  RFU  DQ Calibration Pattern "A" (default = 5AH)  RFU  RFU  RFU  RESERVED for testing – SDRAM will ignore	25				PPR Re	esource											
31 Byte mode Vref Selection RFU  32 DQ Calibration Pattern "A" (default = 5AH)  33~38 RFU  39 Reserved for testing – SDRAM will ignore	26~29				R	FU											
32 DQ Calibration Pattern "A" (default = 5AH)  33~38 RFU  39 Reserved for testing – SDRAM will ignore	30	Reserved for testing – SDRAM will ignore															
33~38 RFU  39 Reserved for testing – SDRAM will ignore	31	Byte mode V	ref Selection			RI	FU										
39 Reserved for testing – SDRAM will ignore	32			DQ Calil	oration Patte	rn "A" (defaul	t = 5AH)										
	33~38				R	FU											
40 DQ Calibration Pattern "B" (default = 3CH)	39	Reserved for testing – SDRAM will ignore															
	40			DQ Cali	bration Patte	rn "B" (defaul	t = 3CH)										



## MR0 Register Information (MA[5:0] = 00н)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CATR	RFU	RFU	RZ	QI	RFU	Latency mode	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	$0_B$ : Both legacy & modified refresh mode supported $1_B$ : Only modified refresh mode supported	
Latency mode		OP[1]	$0_B$ : Device supports normal latency $1_B$ : Device supports byte mode latency	6
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	00 <sub>B</sub> : RZQ Self-Test Not Supported 01 <sub>B</sub> : ZQ pin may connect to VSSQ or float 10 <sub>B</sub> : ZQ-pin may short to VDDQ 11 <sub>B</sub> : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to VSSQ or float, nor short to VDDQ)	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	O <sub>B</sub> : CA for this rank is not terminated  1 <sub>B</sub> : Vendor specific	5

#### Notes:

- 1. RZQI MR value, if supported, will be valid after the following sequence:
  - a. Completion of MPC ZQCAL Start command to either channel.
  - b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied.

RZQI value will be lost after Reset.

- 2. If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3. In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
- 4. If ZQ Self-Test returns OP[4:3] =  $11_B$ , the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e.  $240\Omega \pm 1\%$ ).
- 5. CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.
- 6. Byte mode latency for x16 device is only allowed when it is stacked in a same package with byte mode device.



# MR1 Register Information (MA[5:0] = 01H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST		nWR (for AP)		RD-PRE	WR-PRE	В	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00 <sub>B</sub> : BL=16 Sequential (default) 01 <sub>B</sub> : BL=32 Sequential 10 <sub>B</sub> : BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	O <sub>B</sub> : Reserved  1 <sub>B</sub> : WR Pre-amble = 2*tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	O <sub>B</sub> : RD Pre-amble = Static (default)  1 <sub>B</sub> : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto- Pre-charge commands)	Write-only	OP[6:4]	For x16 mode  000 <sub>B</sub> : nWR = 6 (default)  001 <sub>B</sub> : nWR = 10  010 <sub>B</sub> : nWR = 16  011 <sub>B</sub> : nWR = 20  100 <sub>B</sub> : nWR = 24  101 <sub>B</sub> : nWR = 30  110 <sub>B</sub> : nWR = 34  111 <sub>B</sub> : nWR = 40  For Byte (x8) mode  000 <sub>B</sub> : nWR = 6 (default)  001 <sub>B</sub> : nWR = 12  010 <sub>B</sub> : nWR = 16  011 <sub>B</sub> : nWR = 22  100 <sub>B</sub> : nWR = 28  101 <sub>B</sub> : nWR = 38  111 <sub>B</sub> : nWR = 38  111 <sub>B</sub> : nWR = 44	2,5,6
RPST (RD Post-Amble Length)		OP[7]	O <sub>B</sub> : RD Post-amble = 0.5*tCK (default)  1 <sub>B</sub> : RD Post-amble = 1.5*tCK	4,5,6

<sup>1.</sup> Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.



- 2. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-precharge) enabled.
  - (See section "Read and Write Latencies.)
- 3. For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble.
  - (See Read Preamble and Postamble, for a drawing of each type of pre-amble.)
- 4. OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1.

  Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1.

  The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7. Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.



## **Burst Sequence for READ**

Burst	Burst														Bu	rst	Сус	le I	Nu	nb	er a	ınd	Bu	rst	Add	dre	ss S	Seq	uer	ice								
Length	Туре	C4	C3	2	CI	CO	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		v	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F																
16	SEQ	v	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3																
10	SEQ	v	1	0	0	0	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6	7																
		v	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	SEQ	1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	E	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	E	F	0	1	2	3	4	5	6	7	8	9	Α	В

#### Notes:

- 1. CO-C1 are assumed to be '0', and are not transmitted on the command bus.
- 2. The starting burst address is on 64-bit (4n) boundaries.

## **Burst Sequence for Write**

Burst	Burst	64	63	63	<b>C1</b>	3									Bu	rst	Сус	le I	Nui	nb	er a	nd	Bu	rst	Ad	dre	ss S	eq	uer	ice								
Length	Туре	C4	C3	C2	CI	CU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	v	0	0	0	0	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

- 1. CO-C1 are assumed to be '0', and are not transmitted on the command bus.
- 2. The starting address is on 256-bit(16n) boundaries for Burst length 16.
- 3. The starting address is on 512-bit(32n) boundaries for Burst length 32.
- 4. C2-C3 shall be set to '0' for all Write operations.



# MR2 Register Information (MA[5:0] = 02H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS		WL			RL	

Function	Register	Operand	Data	Notes
RL (Read latency)	Type  Write-only	Operand  OP[2:0]	For x16 mode  RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 <sub>B</sub> )  000 <sub>B</sub> : RL=6, nRTP = 8 (Default)  001 <sub>B</sub> : RL=10, nRTP = 8  010 <sub>B</sub> : RL=14, nRTP = 8  011 <sub>B</sub> : RL=20, nRTP = 8  100 <sub>B</sub> : RL=24, nRTP = 10  101 <sub>B</sub> : RL=28, nRTP = 12  110 <sub>B</sub> : RL=32, nRTP = 14  111 <sub>B</sub> : RL=36, nRTP = 8  001 <sub>B</sub> : RL=6, nRTP = 8  001 <sub>B</sub> : RL=12, nRTP = 8  001 <sub>B</sub> : RL=12, nRTP = 8  011 <sub>B</sub> : RL=12, nRTP = 8  011 <sub>B</sub> : RL=22, nRTP = 8  100 <sub>B</sub> : RL=32, nRTP = 10  101 <sub>B</sub> : RL=32, nRTP = 10  101 <sub>B</sub> : RL=32, nRTP = 12  110 <sub>B</sub> : RL=36, nRTP = 14  111 <sub>B</sub> : RL=40, nRTP = 16  For Byte (x8) mode  RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 <sub>B</sub> )  000 <sub>B</sub> : RL=6, nRTP = 8 (Default)  001 <sub>B</sub> : RL=10, nRTP = 8  011 <sub>B</sub> : RL=22, nRTP = 8  100 <sub>B</sub> : RL=6, nRTP = 10  101 <sub>B</sub> : RL=32, nRTP = 12  110 <sub>B</sub> : RL=32, nRTP = 12  110 <sub>B</sub> : RL=32, nRTP = 16  RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1 <sub>B</sub> )  000 <sub>B</sub> : RL=6, nRTP = 8  011 <sub>B</sub> : RL=21, nRTP = 8  011 <sub>B</sub> : RL=32, nRTP = 18  100 <sub>B</sub> : RL=13, nRTP = 18  010 <sub>B</sub> : RL=14, nRTP = 8  011 <sub>B</sub> : RL=24, nRTP = 8  011 <sub>B</sub> : RL=24, nRTP = 8  100 <sub>B</sub> : RL=18, nRTP = 8  110 <sub>B</sub> : RL=18, nRTP = 8  110 <sub>B</sub> : RL=30, nRTP = 10  101 <sub>B</sub> : RL=30, nRTP = 10	1,3,4



Function	Register Type	Operand	Da	nta	Notes				
WL (Write latency)		OP[5:3]	For x16 mode  WL Set "A"  (MR2 OP[6]=0B)  000B: WL=4 (Default)  001B: WL=6  010B: WL=8  011B: WL=10  100B: WL=12  101B: WL=14  110B: WL=16  111B: WL=18  WL Set "B"  (MR2 OP[6]=1B)  000B: WL=4  001B: WL=8  010B: WL=12  011B: WL=18  100B: WL=12  111B: WL=18  101B: WL=18  101B: WL=18  101B: WL=18  101B: WL=18	For Byte (x8) mode WL Set "A" (MR2 OP[6]=0 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 (Default) 001 <sub>B</sub> : WL=6 010 <sub>B</sub> : WL=8 011 <sub>B</sub> : WL=10 100 <sub>B</sub> : WL=12 101 <sub>B</sub> : WL=14 110 <sub>B</sub> : WL=16 111 <sub>B</sub> : WL=18 WL Set "B" (MR2 OP[6]=1 <sub>B</sub> ) 000 <sub>B</sub> : WL=4 001 <sub>B</sub> : WL=8 010 <sub>B</sub> : WL=12 011 <sub>B</sub> : WL=18 100 <sub>B</sub> : WL=12 011 <sub>B</sub> : WL=18 100 <sub>B</sub> : WL=12 011 <sub>B</sub> : WL=18	1,3,4				
WLS (Write Latency Set)		OP[6]	O <sub>B</sub> : WL Set "A" (default)  1 <sub>B</sub> : WL Set "B"		1,3,4				
WR LEV (Write Leveling)		OP[7]	O <sub>B</sub> : Disabled (default)						

- 1. See "Read and Write Latencies" for detail.
- 2. After a MRW to set the Write Leveling Enable bit  $(OP[7]=1_B)$ , the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit  $(OP[7]=0_B)$ . No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

MR3 Register Information (MA[5:0] = 03н)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)			0 <sub>B</sub> : VDDQ/2.5 1 <sub>B</sub> : VDDQ/3 (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	$O_B$ : WR Post-amble = 0.5*tCK (default) $I_B$ : WR Post-amble = 1.5*tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	$O_B$ : PPR protection disabled (default) $I_B$ : PPR protection enabled	6,7
PDDS (Pull-Down Drive Strength)	,		000 <sub>B</sub> : RFU 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 (default) 111 <sub>B</sub> : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	$O_B$ : Disabled (default) $I_B$ : Enabled	
DBI-WR (DBI-Write Enable)		OP[7]	O <sub>B</sub> : Disabled (default) 1B: Enabled	2,3

- 1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given volt-age and temperature. Re-calibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- 5. Refer to the supplier data sheet for vender specific function. 1.5\*tCK apply > 1.6GHz clock...
- 6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].
- 7. For this function, please confirm with NTC.



# MR4 Register Information (MA[5:0] = 04H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Therma	l Offset	PPRE	SR Abort		Refresh Rate	

Function	Register Type	Operand	Data	Notes
			000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded	
			001 <sub>B</sub> : 4x refresh	
			010 <sub>B</sub> : 2x refresh	
Refresh Rate	Read	00[2:0]	011 <sub>B</sub> : 1x refresh (default)	1,2,3,4,
Refresti Rate	Reau	OP[2:0]	100 <sub>B</sub> : 0.5x refresh	7,8,9
			101 <sub>B</sub> : 0.25x refresh, no de-rating	
			110 <sub>B</sub> : 0.25x refresh, with de-rating	
			111 <sub>B</sub> : SDRAM High temperature operating limit exceeded	
SR Abort	Write	OD[3]	O <sub>B</sub> : Disable (default)	
(Self Refresh Abort)	write	OP[3]	1 <sub>B</sub> : Enable	9,11
PPRE	)A/wika	OD[4]	O <sub>B</sub> : Exit PPR mode (default)	F 0
(Post-package repair entry/exit)	Write	OP[4]	1 <sub>B</sub> : Enter PPR mode	5,9
			00 <sub>B</sub> : No offset, 0∼5°C gradient (default)	
Thermal Offset	<b>NA/!</b>	00(6.5)	01 <sub>B</sub> : 5°C offset, 5~10°C gradient	10
(Vender Specific Function)	Write	OP[6:5]	10 <sub>B</sub> : 10°C offset, 10~15°C gradient	10
			11 <sub>B</sub> : Reserved	
TUF Read		OD[7]	O <sub>B</sub> : No change in OP[2:0] since last MR4 read (default)	670
(Temperature Update Flag)	Keau	OP[7]	1 <sub>B</sub> : Change in OP[2:0] since last MR4 read	6,7,8

- 1. The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85°C.
- 2. At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110<sub>B</sub>. See derating timing requirements.
- 3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- 4. The device may not operate properly when  $OP[2:0]=000_B$  or  $111_B$ .
- 5. Post-package repair can be entered or exited by writing to OP[4].
- 6. When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7. OP[7]=0 at power-up. OP[2:0] bits are valid after initialization sequence(Te)



NTC Proprietary **Level: Property** 

# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

- 8. See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- 9. OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- 10. Refer to the supplier data sheet for vender specific function.
- 11. Self refresh abort feature is available for higher density devices starting with 12Gb device.
- 12. For this function, please confirm with NTC.



MR5 Register Information (MA[5:0] = 05H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Manufac	cturer ID			

Function	Register Type	Operand	Data	Notes
Manufacturer ID	Read-only	OP[7:0]	0000 0101B: Nanya All Others: Reserved	

MR6 Register Information (MA[5:0] = 06H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Revisio	on ID-1			

Function	Register Type	Operand	Data	Notes
Revision ID-1	Read-only	OP[7:0]	0000 0000B: A-die All Others: Reserved	1

Notes:

1. MR6 is vendor specific.

# MR7 Register Information (MA[5:0] = $07_H$ )

		•		-7			
OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Revisio	n ID-2			

Function	Register Type	Operand	Data	Notes
Revision ID-2	Read-only	OP[7:0]	0000 0000B: A Version	1
NEVISION ID-2	Neau-Olliy	UF[7.0]	All Others: Reserved	1

Notes:

1. MR7 is vendor specific.



MR8 Register Information (MA[5:0] = 08H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO W	/idth		Den	sity		Ту	pe

Function	Register Type	Operand	Data	Notes
Туре		OP[1:0]	00 <sub>B</sub> : S16 SDRAM (16n pre-fetch)	
Турс		0, [1.0]	All Others: Reserved	
			0000 <sub>B</sub> : 4Gb dual channel die/2Gb single channel die	
			0001 <sub>B</sub> : 6Gb dual channel die/3Gb single channel die	
	Read-only		0010 <sub>B</sub> : 8Gb dual channel die/4Gb single channel die	
			0011 <sub>B</sub> : 12Gb dual channel die/6Gb single channel die	
Density		OP[5:2]	0100 <sub>B</sub> : 16Gb dual channel die/8Gb single channel die	
			0101 <sub>B</sub> : 24Gb dual channel die/12Gb single channel die	
			0110 <sub>B</sub> : 32Gb dual channel die/16Gb single channel die	
			1100 <sub>B</sub> : 2Gb dual channel die/1Gb single channel die	
			All Others: Reserved	
IO Width		OP[7:6]	00 <sub>B</sub> : x16 (per channel)	
io widtii		UP[7.0]	All Others: Reserved	

MR9 Register Information (MA[5:0] = 09H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		,	/endor Specifi	c Test Register	•		

## Notes:

1. Only  $00_H$  should be written to this register.

## MR10 Register Information (MA[5:0] = $0A_H$ )

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			RFU				ZQ-Reset

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	$O_B$ : Normal Operation (Default) $1_B$ : ZQ Reset	1,2

- 1. ZQCal Timing Parameters for calibration latency and timing.
- 2. If the ZQ-pin is connected to V<sub>DDQ</sub> through R<sub>ZQ</sub>, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V<sub>SS</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.



# MR11 Register Information (MA[5:0] = 0BH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU		CA ODT		RFU		DQ ODT	

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)		OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6	1,2,3
CA ODT (CA Bus Receiver On-Die-Termination)	Write-only	OP[6:4]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3

- 1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature.

  Re-calibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## MR12 Register Information (MA[5:0] = 0CH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
CBT Mode									
for Byte	VR-CA		VREF(CA)						
Mode									

Function	Register Type	Operand	Data	Notes
			000000 <sub>B</sub> :	
VREF(CA)		00[5.0]	Thru	1,2,3,
(VREF(CA) Setting)		OP[5:0]	110010 <sub>B</sub> : See table below	5,6
	Read/		All Others: Reserved	
VR-CA	Write	ODICI	0 <sub>B</sub> : VREF(CA) Range[0] enabled	1,2,4,
(VREF(CA) Range)		OP[6]	1 <sub>B</sub> : VREF(CA) Range[1] enabled (default)	5,6
CDT Made for Dute Mede	]	(-)	0 <sub>B</sub> : Mode1(Default)	7
CBT Mode for Byte Mode		OP[7]	1 <sub>B</sub> : Mode2	7

- 1. This register controls the V<sub>REF</sub>(CA) levels. Refer to VREF Settings for Range[0] and Range[1] for actual voltage of V<sub>REF</sub>(CA).
- 2. A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3. A write to OP[5:0] sets the internal V<sub>REF</sub>(CA) level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets the internal V<sub>REF</sub>(CA) level for FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for V<sub>REF</sub>(CA) to reach the set level depends on the step size from the current level to the new level. See the section on  $V_{REF}(CA)$  training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(CA) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(CA) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7. MR12 OP[7]=1 setting is only allowed for Byte Mode (x8) devices. MRR of MR12 OP[7] for a non-Byte Mode device will read an undefined result.



## V<sub>REF</sub> Settings for Range[0] and Range[1]

Function	Operand	Range[0] Valu	es (% of V <sub>DD2</sub> )	Range[1] Valu	ies (% of V <sub>DD2</sub> )	Notes
		000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
.,,		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
V <sub>REF</sub> Settings		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
for	OP[5:0]	001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	1,2,3
MR12		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
		011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%	
		011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved	

- 1. These values may be used for MR12 OP[5:0] to set the V<sub>REF</sub>(CA) levels in the LPDDR4-SDRAM.
- 2. The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.



MR13 Register Information (MA[5:0] = 0DH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes	
СВТ		OP[0]	0 <sub>B</sub> : Normal Operation (default)	1	
(Command Bus Training)		OP[0]	1 <sub>B</sub> : Command Bus Training Mode Enabled	1	
RPT		OD[1]	O <sub>B</sub> : Disable (default)		
(Read Preamble Training Mode)		OP[1]	1 <sub>B</sub> : Enable		
VPO		OP[2]	0 <sub>B</sub> : Normal operation (default)		
VRO			$1_B$ : Output the $V_{REF}$ (CA) and $V_{REF}$ (DQ) values	2	
(VREF Output)			on DQ bits		
VRCG		OP[3]	0 <sub>B</sub> : Normal Operation (default)	3	
(VREF Current Generator)	Write-only	OP[3]	1 <sub>B</sub> : V <sub>REF</sub> Fast Response (high current) mode		
RRO		OP[4]	0 <sub>B</sub> : Disable codes 001 and 010 in MR4 OP[2:0]	4, 5	
(Refresh rate option)		UP[4]	1 <sub>B</sub> : Enable all codes in MR4 OP[2:0]	4, 3	
DMD		OP[5]	0 <sub>B</sub> : Data Mask Operation Enabled (default)	6	
(Data Mask Disable)		OP[3]	1 <sub>B</sub> : Data Mask Operation Disabled	U	
FSP-WR		ODICI	0 <sub>B</sub> : Frequency-Set-Point[0] (default)	7	
(Frequency Set Point Write Enable)		OP[6]	1 <sub>B</sub> : Frequency-Set-Point [1]		
FSP-OP		00[7]	0 <sub>B</sub> : Frequency-Set-Point[0] (default)		
(Frequency Set Point Operation Mode)		OP[7]	1 <sub>B</sub> : Frequency-Set-Point [1]	8	

- 1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the Command Bus Training section for more information.
- 2. When set, the LPDDR4-SDRAM will output the V<sub>REF</sub>(CA) and V<sub>REF</sub> (DQ) voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V<sub>REF</sub> levels. The DQ pins used for V<sub>REF</sub> output are vendor specific.
- 3. When OP[3]=1, the  $V_{REF}$  circuit uses a high-current mode to improve  $V_{REF}$  settling time.
- 4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5. When OP[4] = 0, only 001<sub>B</sub> and 010<sub>B</sub> in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011<sub>B</sub> instead of 001<sub>B</sub> or 010<sub>B</sub> in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.



**NTC Proprietary Level: Property** 

# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

- 6. When enabled (OP[5]=0<sub>B</sub>) data masking is enabled for the device. When disabled (OP[5]=1<sub>B</sub>), masked write command is illegal. See LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function.
- 7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V<sub>REF</sub>(CA) Setting, V<sub>REF</sub>(CA) Range, V<sub>REF</sub>(DQ) Setting, V<sub>REF</sub>(DQ) Range. For more information, refer to "Frequency Set Point".
- 8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V<sub>REF</sub>(CA) Setting, V<sub>REF</sub>(CA) Range, V<sub>REF</sub>(DQ) Setting, V<sub>REF</sub>(DQ) Range. For more information, refer to "Frequency Set Point section".

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

MR14 Register Information (MA[5:0] = 0EH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)			VREF	(DQ)		

Function	Register Type	Operand	Data	Notes
			000000 <sub>B</sub> :	
V <sub>REF</sub> (DQ)		00[5.0]	Thru	1,2,3,
(V <sub>REF</sub> (DQ) Setting)	Read/	OP[5:0]	110010 <sub>B</sub> : See table below	5,6
	Write		All Others: Reserved	
VR(dq)		ODICI	0 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[0] enabled	1,2,4,
(V <sub>REF</sub> (DQ) Range)		OP[6]	1 <sub>B</sub> : V <sub>REF</sub> (DQ) Range[1] enabled (default)	5,6

- 1. This register controls the V<sub>REF</sub>(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
- 2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to'0'. See the section on MRR Operation.
- 3. A write to OP[5:0] sets the internal  $V_{REF}(DQ)$  level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for  $V_{REF}(DQ)$  to reach the set level depends on the step size from the cur-rent level to the new level. See the section on  $V_{REF}(DQ)$  training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal  $V_{REF}(DQ)$  ranges. The range (Range[0] or Range[1]) must be selected when setting the  $V_{REF}(DQ)$  register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



## V<sub>REF</sub> Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of V <sub>DDQ</sub> )		Range[1] Values (% of V <sub>DDQ</sub> )		Notes
V <sub>REF</sub> Settings for MR14	OP[5:0]	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	1,2,3
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
		011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%	
		011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved	

- 1. These values may be used for MR14 OP[5:0] to set the  $V_{REF}(DQ)$  levels in the LPDDR4-SDRAM.
- 2. The range may be selected in the MR14 register by setting OP[6] appropriately.
- 3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are pro-vided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.



# MR15 Register Information (MA[5:0] = 0FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
Lower-Byte Invert Register for DQ Calibration									

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:  OB: Do not invert  1B: Invert the DQ Calibration patterns in MR32 and MR40  Default value for OP[7:0]=55H	1,2,3

#### Notes:

- 1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example:

  If MR15 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ

  Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- 2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

## MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7



MR16 Register Information (MA[5:0] = 10H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
PASR Bank Mask									

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	$O_B$ : Bank Refresh enabled (default) : Unmasked $1_B$ : Bank Refresh disabled : Masked	1

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

- 1. When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- 2. PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.



MR17 Register Information (MA[5:0] = 11H) for x16 mode

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]			
PASR Segment Mask										

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only OP[7:0]		O <sub>B</sub> : Segment Refresh enabled (default)	
TASK Segment Wask	write-only	01 [7.0]	1 <sub>B</sub> : Segment Refresh disabled	

Segment	OP[n]	Segment Mask	1Gb per channel R12:R10	2Gb per channel R13:R11	3Gb per channel R14:R12	4Gb per channel R14:R12	6Gb per channel R15:R13	8Gb per channel R15:R13	12Gb per channel R16:R14	16Gb per channel R16:R14	
0	0	xxxxxxx1		000 <sub>B</sub>							
1	1	xxxxxx1x		001 <sub>B</sub>							
2	2	xxxxx1xx		010 <sub>B</sub>							
3	3	xxxx1xxx				01	1 <sub>B</sub>				
4	4	xxx1xxxx				10	O <sub>B</sub>				
5	5	xx1xxxxx				10	1 <sub>B</sub>				
6	6	x1xxxxxx	110 <sub>B</sub>	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	
7	7	1xxxxxxx	111 <sub>B</sub>	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	

- 1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
- 3. For 3Gb, 6Gb, and 12Gb densities, OP[7:6] must always be LOW (=00<sub>B</sub>).



MR17 Register Information (MA[5:0] = 11H) for Byte mode (x8\_2ch)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]			
PASR Segment Mask										

Function	Register Type	Operand	Data	Notes
PASR Segment Mask Write-only OP[7:0]		$O_B$ : Segment Refresh enabled (default) $1_B$ : Segment Refresh disabled		

Segment	OP[n]	Segment Mask	1Gb per channel R13:R11	2Gb per channel R14:R12	3Gb per channel R15:R13	4Gb per channel R15:R13	6Gb per channel R16:R14	8Gb per channel R16:R14	12Gb per channel R17:R15	16Gb per channel R17:R15	
0	0	xxxxxxx1		000 <sub>B</sub>							
1	1	xxxxxx1x		001 <sub>B</sub>							
2	2	xxxxx1xx		010 <sub>B</sub>							
3	3	xxxx1xxx				01	1 <sub>B</sub>				
4	4	xxx1xxxx				10	O <sub>B</sub>				
5	5	xx1xxxxx		101 <sub>B</sub>							
6	6	x1xxxxxx	110 <sub>B</sub>	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	Not	110 <sub>B</sub>	
7	7	1xxxxxxx	111 <sub>B</sub>	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	Allowed	111 <sub>B</sub>	

- 1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
- 3. For 3Gb, 6Gb, and 12Gb densities, OP[7:6] must always be LOW (=00<sub>B</sub>).



MR18 Register Information (MA[5:0] = 12H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
DQS Oscillator Count - LSB								

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	1,2,3

- 1. MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



# MR19 Register Information (MA[5:0] = 13H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
DQS Oscillator Count - MSB									

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

- 1. MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



MR20 Register Information (MA[5:0] = 14H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]			
	Upper-Byte Invert Register for DQ Calibration									

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:  OB: Do not invert  1B: Invert the DQ Calibration patterns in MR32 and MR40  Default value for OP[7:0] = 55H	1,2

#### Notes:

- 1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example:

  If MR20 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ

  Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- 2. DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

## MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7



# MR22 Register Information (MA[5:0] = 16H)

	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ODTD for x8_2ch(Byte) mode		ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT		

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)		OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
ODTE-CK  (CK ODT enabled for non terminating rank)	Marita and	OP[3]	$0_B$ : ODT-CK Over-ride Disabled (Default) $1_B$ : ODT-CK Over-ride Enabled	2,3,4, 6,8
ODTE-CS (CS ODT enable for non terminating rank)	Write-only	OP[4]	0 <sub>B</sub> : ODT-CS Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CS Over-ride Enabled	2,3,5, 6,8
ODTD-CA (CA ODT termination disable)		OP[5]	$0_B$ : ODT-CA Obeys ODT_CA bond pad (default) $1_B$ : ODT-CA Disabled	2,3,6, 7,8
X8ODTD[7:0] CA/CK ODT termination disable, [7:0] Byte select)		OP[6]	$x8\_2ch$ only, [7:0] Byte selected Device $0_B$ : ODT-CA Obeys ODT_CA bond pad (default) $1_B$ : ODT-CS/CA /CK Disabled	6,8,9, 11
X8ODTD[15:8] (CA/CK ODT termination disable, [15:8] Byte select)		OP[7]	$x8\_2ch$ only, [15:8] Byte selected Device $0_B$ : ODT-CA Obeys ODT_CA bond pad (default) $1_B$ : ODT-CS/CA /CK Disabled	6,8,10,

- 1. All values are "typical".
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



- 4. When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- 5. When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT\_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.
- 7. When OP[5]=0, CA[5:0] will terminate when the ODT\_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT\_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT\_CA bond pad or MR11-OP[6:4].
- 8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the com-mand bus in all DRAM states including Active Self Refresh, Self Refresh Power-down, Active Power-down and Precharge Power-down.
- 9. To ensure proper operation for x8\_2ch devices, OP[6] disabled CS/CA/CLK ODT of lower byte selected device regardless MR11 and MR22 OP[5:0] settings.
- 10. To ensure proper operation for x8\_2ch devices, OP[7] disabled CS/CA/CLK ODT of upper byte selected device regardless MR11 and MR22 OP[5:0] settings.
- 11. Upper [15:8] and lower [7:0] bytes are assigned by the manufacturer and cannot be assigned by the application.



MR23 Register Information (MA[5:0] = 17H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
	DQS interval timer run time setting								

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Type Write-only	Operand  OP[7:0]	00000000 <sub>B</sub> : DQS interval timer stop via  MPC Command (Default)  00000001 <sub>B</sub> : DQS timer stops automatically  at 16 <sup>th</sup> clocks after timer start  00000010 <sub>B</sub> : DQS timer stops automatically  at 32 <sup>nd</sup> clocks after timer start  00000011 <sub>B</sub> : DQS timer stops automatically  at 48 <sup>th</sup> clocks after timer start  00000100 <sub>B</sub> : DQS timer stops automatically  at 64 <sup>th</sup> clocks after timer start	1, 2
			at 8192 <sup>nd</sup> clocks after timer start	

- 1. MPC command with  $OP[6:0]=1001101_B$  (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23  $OP[7:0]=00000000_B$ .
- 2. MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].



# MR24 Register Information (MA[5:0] = 18H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	-	TRR Mode BAr	1	Unlimited MAC		MAC Value	

Function	Register Type	Operand	Data	Notes
			000 <sub>B</sub> : Unknown when bit OP3=0 (Note 1)	
			Unlimited when bit OP3=1 (Note 2)	
			001 <sub>В</sub> : 700К	
			010 <sub>В</sub> : 600К	
MAC Value		OP[2:0]	011 <sub>В</sub> : 500К	
	Read-only		100 <sub>B</sub> : 400K	
Unlimited MAC			101 <sub>В</sub> : 300К	
			110 <sub>B</sub> : 200K	
			111 <sub>B</sub> : Reserved	
		OP[3]	0 <sub>B</sub> : OP[2:0] define MAC value	
Offillifited MAC		OP[5]	1 <sub>B</sub> : Unlimited MAC value (Note 2, Note 3)	
			000 <sub>B</sub> : Bank 0	
			001 <sub>B</sub> : Bank 1	
			010 <sub>B</sub> : Bank 2	
TRR Mode BAn		OP[6:4]	011 <sub>B</sub> : Bank 3	
Titl Wode Ball	Write-only	OF [0.4]	100 <sub>B</sub> : Bank 4	
	write-only		101 <sub>B</sub> : Bank 5	
			110 <sub>B</sub> : Bank 6	
	-		111 <sub>B</sub> : Bank 7	
TRR Mode		00[7]	0 <sub>B</sub> : Disabled (default)	
rkk Mode		OP[7]	1 <sub>B</sub> : Enabled	

- 1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
- 2. There is no restriction to number of activates.
- 3. MR24 OP [2:0] is set to zero.



# MR25 Register Information (MA[5:0] = 19H)

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	$O_B$ : PPR Resource is not available $1_B$ : PPR Resource is available	1

<sup>1.</sup> For this function, please confirm with NTC.



# MR30 Register Information (MA[5:0] = 1EH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	

#### Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command..

# MR31 Register Information (MA[5:0] = 1FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bytemode V	ref Selection			RF	:U		

Function	Register Type	Operand	Data	Notes
Bytemode Vref Selection- Lower Byte	Weine on he	OP[6]	OB: x16 device and no Byte mode selection(Default)  1B: Disable to update MR12/MR14 for lower byte	1,2,3
Bytemode Vref Selection- Upper Byte	Write-only	OP[7]	<ul><li>OB: x16 device and no Byte mode selection(Default)</li><li>1B: Disable to update MR12/MR14 for upperr byte</li></ul>	1,2,3

- 1. The byte mode Vref selecion is optional. Please consult with vendors for the availability to support feature.
- 2. When Byte mode Vref selection is applied, the non-targeted byte is required to disable to update VrefCA and VrefDQ setting, assigned in MR12 and MR14 OP[6:0], for the other targeted byte.
  - In order to update MR12/MR14 setting only for upper byte, it is required to disable byte mode selection on lower byte, as applying MR31 OP[7:6] = 01<sub>B</sub>.
  - In order to update MR12/MR14 setting only for lower byte, it is required to disable byte mode selection on upper byte, as applying MR31 OP[7:6] = 10<sub>B</sub>.
  - When  $OP[7:6] = 00_B$  is applied, both lower byte and upper byte will be updated.
- 3. When the configuration is not composed of byte mode device, MR31 OP[7:6] shall be the default value, 00<sub>B</sub>.



# MR32 Register Information (MA[5:0] = 20H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQ Cali	ibration Patter	n "A" (default	= 5A <sub>H</sub> )		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	X <sub>B</sub> : An MPC command with OP[6:0]= 1000011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	1,2,3

# MR39 Register Information (MA[5:0] = 27<sub>H</sub>)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

#### Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.



# MR40 Register Information (MA[5:0] = 28H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQ Cali	ibration Patte	rn "B" (default	:= 3C <sub>H</sub> )		


Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	X <sub>B</sub> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register.  See MR32 for more information.	1,2,3

- 1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted with be a '1', followed by  $^{\prime}1^{\prime},\,^{\prime}1^{\prime},\,^{\prime}0^{\prime},\,^{\prime}0^{\prime},\,^{\prime}1^{\prime},\,^{\prime}0^{\prime},$  and  $^{\prime}0^{\prime}.$  The bit stream will be 00100111<sub>B</sub>.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins..
- 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
- 4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].



# **Command Definitions and Timing Diagrams ACTIVATE Command**

The ACTIVATE command is composed of two consecutive commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH and CA1 LOW at the first rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH and CA1 HIGH at the first rising edge of the clock. The bank addresses BA0, BA1 and BA2 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issed. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the device(tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.



#### Notes:

A PRECHARGE command uses tRPab timing for all-bank PRECHARGE and tRPpb timing for single-bank PRECHARGE.
 In this figure, tRP is used to denote either all-bank PRECHARGE or single-bank PRECHARGE.



# 8-Bank Device Operation


Certain restrictions on operation of the 8-bank LPDDR4 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

#### 8 bank device Sequential Bank Activation Restriction:

No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if RU (tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceeds the tFAW time.

## The 8-Bank Device Precharge-All Allowance:

tRP for a PRECHRGE ALL command must equal tRPab, which is greater than tRPpb.



53



# **Core Timing**

# Core AC Timing for x16 mode

Parameter	Symbol	Min/ Max	Data Rate		Unit	Note
Core Paramete	rs		533/1066/1600/2133/2667/3200/3733	4267		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	Min	tRAS + tRPab (with all-bank pred tRAS + tRPpb (with per-bank pre	<b>.</b>	ns	
Minimum Self-Refresh Time (Entry to Exit)	tSR	Min	max(15ns, 3nCK)	<u> </u>	ns	
SELF REFRESH exit to next valid command delay	tXSR	Min	max(tRFCab + 7.5ns, 2nCK	ns		
Exit Power-Down to next valid command delay	tXP	Min	max(7.5ns, 5nCK)	ns		
CAS-to-CAS delay	tCCD	Min	8	tCK(avg)	3	
Internal READ to PRECHARGE command delay	tRTP	Min	max(7.5ns, 8nCK)		ns	
RAS-to-CAS delay	tRCD	Min	max(18ns, 4nCK)	ns		
Row precharge time (single bank)	tRPpb	Min	max(18ns, 4nCK)	ns		
Row precharge time (all banks)	tRPab	Min	max(21ns, 4nCK)		ns	
Davis active time	+D.A.C	Min	max(42ns, 3nCK)		ns	
Row active time	tRAS	Max	Min(9 * tREFI * Refresh Rate, 70	0.2 us)	us	4
WRITE recovery time	tWR	Min	max(18ns, 6nCK)		ns	
WRITE-to-READ delay	tWTR	Min	max(10ns, 8nCK)		ns	
Active bank-A to active bank-B	tRRD	Min	max(10ns, 4nCK) max(7.5ns, 4nCK)		ns	2
Precharge to Precharge Delay <sup>4</sup>	tPPD	Min	4		tCK(avg)	1
Four-bank ACTIVATE window	tFAW	Min	40	30	ns	2

- ${\bf 1.}\ {\bf Precharge}\ {\bf to}\ {\bf precharge}\ {\bf timing}\ {\bf restriction}\ {\bf does}\ {\bf not}\ {\bf apply}\ {\bf to}\ {\bf Auto-Precharge}\ {\bf commands}.$
- ${\bf 2.\ Devices\ supporting\ 4267\ Mbps\ specification\ shall\ support\ these\ timings\ at\ lower\ data\ rates.}$
- 3. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.
- 4. Refresh Rate is specified by MR4, OP[2:0]



# Core AC Timing for Byte (x8) mode

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Core Parameters			533/1066/1600/2133/2667/3200/3733/4267		
WRITE recovery time	tWR	Min	max(20ns, 6nCK)	ns	
WRITE-to-READ delay	tWTR	Min	max(12ns, 8nCK)	ns	

#### Notes:

1. The rest of the Core AC timing is the same as x16 mode.



# **Read and Write Access Operations**

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) at a rising edge of CK.

The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see command truth table).

8Gb: NT6AN256T32AV




LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

# **Read Preamble and Postamble**

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For READ operations the pre-amble is 2\*tCK, but the pre-amble is static (no-toggle) or toggling, selectable via mode register.

LPDDR4 will have a DQS Read post-amble of 0.5\*tCK (or extended to 1.5\*tCK). Standard DQS post-amble will be 0.5\*tCK driven by the DRAM for Reads. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Read post-amble. The drawings below show examples of DQS Read post-amble for both standard (tRPST) and extended (tRPSTE) post-amble operation.




DQS Read Preamble and Postamble: Toggling Preamble and 0.5nCK Postamble

#### Notes:

- 1. BL=16, Preamble = Toggling, Postamble = 0.5nCK
- 2. DQS and DQ terminated VSSQ
- 3. DQS/DQS is "don't care" prior to the start of tRPRE.

  No transition of DQS is implied, as DQS/DQS can be HIGH, LOW, or HI-Z prior to tRPRE.




## DQS Read Preamble and Postamble: Static Preamble and 1.5nCK Postamble

- 1. BL=16, Preamble = Toggling, Postamble = 1.5nCK (Extended)
- 2. DQS and DQ terminated VSSQ
- DQS/DQS is "don't care" prior to the start of tRPRE.
   No transition of DQS is implied, as DQS/DQS can be HIGH, LOW, or HI-Z prior to tRPRE.



# **Burst Read Operation**

A burst Read command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be "0", so that the starting burst address is always a multiple of four (ex. 0x0, 0x4, 0x8, 0xC). The read latency (RL) is defined from the last rising edge of the clock that completes a read command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL \* tCK + tDQSCK + tDQSQ after the rising edge of Clock that completes a read command. The data strobe output is driven tRPRE before the first valid rising strobe edge. The first data-bit of the burst is synchronized with the first valid (i.e. post-preamble) rising edge of the data strobe. Each subsequent dataout appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst the DQS signals are driven for another half cycle post-amble, or for a 1.5-cycle postamble if the programmable post-amble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS and  $\overline{DQS}$ .



## **Burst Read Timing**

- 1. BL=32 for column n, BL = 16 for column m, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV


CK\_c TO T1 T2 T3 T4 T8 Ta0 Ta1 Ta2 Ta3 Ta4 Tb0 Tb1 Tb2 Tb3 Tb4 Tb5 Tb6 Tb7 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7
CK\_t T Ta3 Ta4 Tb0 Tb1 Tb2 Tb3 Tb4 Tb5 Tb6 Tb7 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7
CK\_t Ta3 Ta4 Tb0 Tb1 Tb2 Tb3 Tb4 Tb5 Tb6 Tb7 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7
CK\_t Ta3 Ta4 Tb0 Tb1 Tb2 Tb3 Tb4 Tb5 Tb6 Tb7 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7
CK\_t Ta3 Tc4 Tc5 Tc6 Tc7
CK\_t T

## **Burst Read followed by Burst Write or Burst Mask Write**

#### Notes:

- 1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n = data-out from column n and Din n = data-in to column.n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is RL+RU(tDQSCK(max)/tCK)+BL/2+ RD(tRPST)-WL+tWPRE.



#### **Seamless Burst Read**


#### Notes:

- 1. BL=16, tCCD=8, Preamble=Toggle, Postamble=0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

The seamless Burst READ operation is supported by placing a READ command at every tCCD(Min) interval for BL16 (or every 2 x tCCD(Min) for BL32). The seamless Burst READ can access any open bank.



# Read Timing



#### Notes:

- 1. BL=16, Preamble = Toggling, Postamble = 0.5nCK
- 2. DQS, DQ and DMI terminated VSSQ
- 3. Output driver does not turn on before an end point of tLZ(DQS) and tLZ(DQ)
- 4. Output driver does not turn off before an end point of tHZ(DQS) and tHZ(DQ)

# tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation


tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ).

This section shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQS) are defined as single ended.



# tLZ(DQS) and tHZ(DQS) Calculation for ATE(Automatic Test Equipment)

CK-CK corssing at 2nd CAS-2 of Read Command



tLZ(DQS) end point is above-mentioned extrapolated point.


# tLZ(DQS) method for calculating transitions and end point

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS and  $\overline{DQS}$  = 50ohm to VSSQ
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.

CK-CK corssing at 2nd CAS-2 of Read Command



## tHZ(DQS) method for calculating transitions and end point

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS and  $\overline{DQS}$  = 50ohm to VSSQ
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.


# Reference Voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS low-impedance time from CK, CK	tLZ(DQS)	0.4 x VOH	0.6 x VOH	
DQS high impedance time from CK, CK	tHZ(DQS)	0.4 x VOH	0.6 x VOH	



# tLZ(DQ) and tHZ(DQ) Calculation for ATE(Automatic Test Equipment)

CK-CK corssing at 2nd CAS-2 of Read Command



tLZ(DQ) end point is above-mentioned extrapolated point.


# tLZ(DQ) method for calculating transitions and end point

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS and DMI = 50ohm to VSSQ
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.

CK-CK corssing at 2nd CAS-2 of Read Command



tHZ(DQ) end point is above-mentioned extrapolated point.

# tHZ(DQ) method for calculating transitions and end point

## Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS and DMI = 50ohm to VSSQ
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances.

Use the actual VOH value for tHZ and tLZ measurements.


## Reference Voltage for tLZ(DQ), tHZ(DQ) Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQ Low-impedance time from CK, $\overline{\text{CK}}$	tLZ(DQ)	0.4 x VOH	0.6 x VOH	
DQ high impedance time from CK, $\overline{\text{CK}}$	tHZ(DQ)	0.4 x VOH	0.6 x VOH	



# tRPRE Calculation for ATE(Automatic Test Equipment)


The method for calculating differential pulse widths for tRPRE is shown in figure below.



#### Method for calculating tRPRE transitions and endpoints

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS,  $\overline{DQS}$ , DQ and DMI = 50ohm to VSSQ
- 3. Preamble = Static



### Method for calculating tRPRE transitions and endpoints

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS,  $\overline{DQS}$ , DQ and DMI = 50ohm to VSSQ
- 3. Preamble = Toggle


### Reference Voltage for tRPRE Timing Measurements

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, DQS Differential Read Preamble	tRPRE	-(0.3 x VOH)	-(0.7 x VOH)	



# tRPST Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tRPST is shown in figure below.



## Method for calculating tRPST transitions and endpoints

#### Notes:

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS,  $\overline{DQS}$ , DQ and DMI = 50ohm to VSSQ
- 3. Read Postamble: 0.5tCK
- 4. The method for calculating differential pulse widths for 1.5tCK Postamble is same as 0.5tCK Postamble.

# **Reference Voltage for tRPST Timing Measurements**

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, DQS Differential Read Postamble	tRPST	-(0.7 x VOH)	-(0.3 x VOH)	



# **Read AC Timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit
Read Timing			533/1066/1600/2133/2667/ 3200/3733/4267	Onit
READ preamble	tRPRE	Min	1.8	tCK(avg)
0.5 tCK READ postamble	tRPST Min		0.4	tCK(avg)
1.5 tCK READ postamble	tRPST Min		1.4	tCK(avg)
DQ low-impedance time from CK, CK	tLZ(DQ) Min		(RL x tCK) + tDQSCK(Min) - 200ps	ps
DQ high impedance time from CK, CK	tHZ(DQ)	Max	(RL x tCK) + tDQSCK(Max) + tDQSQ(Max) + (BL/2 x tCK) - 100ps	ps
DQS low-impedance time from CK, CK	tLZ(DQS)	Min	(RL x tCK) + tDQSCK(Min) - (tPRE(Max) x tCK) - 200ps	ps
DQS high impedance time from CK, CK	tHZ(DQS) Max		(RL x tCK) + tDQSCK(Max) + (BL/2 x tCK) + (RPST(Max) x tCK) - 100ps	ps
DQS-DQ skew	tDQSQ	Max	0.18	UI



# tDQSCK Timing Table

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK/CK	tDQSCK	1.5	3.5	ns	1
DQS Output Access Time from CK/CK - Temperature Variation	tDQSCK_temp	-	4	ps/°C	2
DQS Output Access Time from CK/CK - Voltage Variation	tDQSCK_volt	-	7	ps/mV	3

#### Notes:

- 1. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- 2. tDQSCK\_temp max delay variation as a function of Temperature.
- 3. tDQSCK\_volt max delay variation as a function of DC voltage variation for V<sub>DDQ</sub> and V<sub>DD2</sub>. tDQSCK\_volt should be used to calculate timing variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise < 20 MHz. Host controller do not need to account for any variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/abs{V1-V2}. For tester measurement V<sub>DDQ</sub> = V<sub>DD2</sub> is assumed.

### CK to DQS Rank to Rank variation

## tDQSCK\_rank2rank Timing Table

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Read Tim	1600/1866/2133/2400/ 3200/3733/4267		Notes		
CK to DQS Rank to Rank variation	tDQSCK_rank2rank Max		1.0	ns	1,2

- 1. The same voltage and temperature are applied to tDQS2CK\\_rank2rank.
- 2. tDQSCK\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.




# **Write Preamble and Postamble**

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For WRITE operations, a 2\*tCK pre-amble is required at all operating frequencies.

LPDDR4 will have a DQS Write post-amble of 0.5\*tCK or extended to 1.5\*tCK. Standard DQS post-amble will be 0.5\*tCK driven by the memory controller for Writes. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Write post-amble. The drawings below show examples of DQS Write post-amble for both standard (tWPST) and extended (tWPSTE) post-amble operation.



DQS Write Preamble and Postamble: 0.5nCK Postamble

## Notes:

- 1. BL = 16, Postamble = 0.5nCK
- 2. DQS and DQ terminated VSSQ
- 3. DQS/DQS is "don't care" prior to the start of tWPRE

No transition of DQS is implied, as DQS/ $\overline{\text{DQS}}$  can be HIGH, LOW or HI-Z prior to tWPRE

TIME BREAK



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

Ta0 Ta1 Ta2 Ta3 Ta5 Tb7 CK c CK t  $\langle \! \rangle$ CKE CS CA Valid Valid Valid Valid COMMAND ₩ DES DES DES DES DES DES DES DES Write-1 CAS-2 DES DES WL tDQSS WDQS\_off tWPST WDQS\_on tDQS2DQ tWPRE BL/2 DON'T CARE

**DQS Write Preamble and Postamble: 1.5nCK Postamble** 

### Notes:

- 1. BL = 16, Postamble = 1.5nCK
- 2. DQS and DQ terminated VSSQ
- 3.  $DQS/\overline{DQS}$  is "don't care" prior to the start of tWPRE

No transition of DQS is implied, as DQS/\overline{DQS} can be HIGH, LOW or HI-Z prior to tWPRE



**NTC Proprietary Level: Property** 

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

8Gb: NT6AN256T32AV

# **Burst Write Operation**

A burst WRITE command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. Column addresses C[3:2] should be driven LOW for Burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus (and are assumed to be zero), so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the last rising edge of the clock that completes a write command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which tDQSS is measured. The first valid "latching" edge of DQS must be driven WL \* tCK + tDQSS after the rising edge of Clock that completes a write command.

The LPDDR4-SDRAM uses an un-matched DQS-DQ path for lower power, so the DQS-strobe must arrive at the SDRAM ball prior to the DQ signal by the amount of tDQS2DQ. The DQS-strobe output is driven tWPRE before the first valid rising strobe edge. The tWPRE pre-amble is required to be 2 x tCK. The DQS-strobe must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for tDIVW (data input valid window) and the DQS must be periodically trained to stay centered in the tDIVW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of DQS until the 16 or 32 bit data burst is complete. The DQS-strobe must remain active (toggling) for tWPST (WRITE post-amble) after the completion of the burst WRITE. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS and  $\overline{DQS}$ .




Tb0 Tb1 Tb2 Tc0 Tc1 Tc2 cs BL CA, AP CA CA //X Valid X BA0 X COMMAND DES BL/2 + 1 Clock tWR WDOS of tDQSS (Min DQS\_c DQS\_t HDQS2DQ tDQSS (Normal) WDQS\_on DQS c DQS\_t ► tDQS2DQ tDQSS (Max) WDQS\_on tWPRE DQS c DQS\_t ► HDQS2DQ DON'T CARE TIME BREAK

### **Burst Write Operation**

#### Notes:

- 1. BL = 16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. The minimum number of clock cycles from the burst write command to burst read command for any bank is [WL +1 +BL/2 + RU(tWR/tCK)]
- 4. tWR starts at the rising edge of CK after the last latching edge of DQS
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times




#### **Burst Write Followed by Burst Read**

- 1. BL = 16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. The minimum number of clock cycles from the burst write command to burst read command for any bank is [WL +1 +BL/2 + RU(tWTR/tCK)].
- 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



# **Write Timing**




- 1. BL = 16, Write Postamble = 0.5nCK
- 2. Din n = data-in to columnm.n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



# tWPRE Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in figure below.



Method for calculating tWPRE transitions and endpoints

#### Notes:

1. Termination condition for DQS,  $\overline{DQS}$  DQ and DMI = 50ohm to VSSQ.


## **Reference Voltage for tWPRE Timing Measurements**

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, DQS differential WRITE Preamble	tWPRE	VIHL_AC x 0.3	VIHL_AC x 0.7	



# tWPST Calculation for ATE(Automatic Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in figure below.



## Method for calculating tWPST transitions and endpoints

#### Notes:

- 1. Termination condition for DQS,  $\overline{DQS}$  DQ and DMI = 50ohm to VSSQ.
- 2. Wrtie Postamble: 0.5tCK
- 3. The method for calculating differential pulse widths for 1.5tCK Postamble is same as 0.5tCK Postamble.

## **Reference Voltage for tWPST Timing Measurements**

Measured Parameter	Symbol	Vsw1[V]	Vsw2[V]	Notes
DQS, DQS differential Write Postamble	tWPST	- (VIHL_AC x 0.7)	- (VIHL_AC x 0.3)	



## Write AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Natas
Write Timing			533/1066/1600/2133/ 2667/3200/3733/4267	Onit	Notes
Write command to 1st DOS letching transition	tDQSS	Min	0.75	+CV(2)(2)	
Write command to 1st DQS latching transition	tDQ33	Max	1.25	tCK(avg)	
DQS input high-level width	tDQSH	Min	0.4	tCK(avg)	
DQS input low-level width	tDQSL	Min	0.4	tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2	tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2	tCK(avg)	
Write preamble	tWPRE	Min	1.8	tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4	tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4	tCK(avg)	1

## Notes:

1. The length of Write Postamble depends on MR3 OP1 setting.



## **Read and Write Latencies**

#### Read and Write Latencies for x16 mode

Read L	atency	Write L	atency			Lower Clock Frequency	Upper Clock Frequency
No DBI	w/ DBI	Set A	Set B	nWR   nRTP		Limit [MHz] (>)	Limit [MHz] (≤)
6	6	4	4	6	8	10	266
10	12	6	8	10	8	266	533
14	16	8	12	16	8	533	800
20	22	10	18	20	8	800	1066
24	28	12	22	24	10	1066	1333
28	32	14	26	30	12	1333	1600
32	36	16	30	34	14	1600	1866
36	40	18	34	40	16	1866	2133

- 1. The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency.

  When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- 3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used.

  When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- 4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).
- 5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto-Pre-charge). It is determined by RU(tRTP/tCK).
- 6. nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
- 7. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



## **Read and Write Latencies**

#### Read and Write Latencies for Byte (x8) mode

Read L	atency	Write L	atency			Lower Clock Frequency	Upper Clock Frequency
No DBI	w/ DBI	Set A	Set B	nWR nRTP		Limit [MHz] (>)	Limit [MHz] (≤)
6	6	4	4	6	8	10	266
10	12	6	8	12	8	266	533
16	18	8	12	16	8	533	800
22	24	10	18	22	8	800	1066
26	30	12	22	28	10	1066	1333
32	36	14	26	32	12	1333	1600
36	40	16	30	38	14	1600	1866
40	44	18	34	44	16	1866	2133

- 1. The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency.

  When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- 3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used.

  When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- 4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by RU(tWR/tCK).
- 5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by RU(tRTP/tCK).
- 6. nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
- 7. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



# Write and Masked Write operation DQS controls (WDQS Control)

LPDDR4-SDRAMs support write and masked write operations with the following DQS controls. Before and after Write and Masked Write operations are issued, DQS/DQS is required to have a sufficient voltage gap to make sure the write buffers operating normally without any risk of metastability.

The LPDDR4-SDRAM is supported by either of two WDQS control modes.

Mode 1: Read Based Control

Mode 2: WDQS\_on / WDQS\_off definition based control


Regardless of ODT enable/disable, WDQS related timing described in 'WDQS Control' does not allow any change of existing command timing constraints for all read/write operations. In case of any conflict or ambiguity on the command timing constraints caused by what is specified in 'WDQS Control', the specifications defined in 'MPC', 'Timing Constraints for Training Commands' should have higher priority than WDQS control requirements.

Some legacy products may not provide WDQS control described below. However, in order to prevent the write preamble related failure, it is strongly recommended to support either of two WDQS controls to LPDDR4-SDRAMs. NANYA LPDDR4-SDRAM supports WDQS control modes only.

## WDQS Control Mode 1 - Read Based Control

controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

- 1.At the time a write / masked write command is issued, SoC makes the transition from driving DQS high to driving differential DQS/DQS, followed by normal differential burst on DQS pins.
- 2.At the end of post amble of write /masked write burst, SoC resumes driving DQS high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
- 3. When CKE is low, the state of DQS and DQS is allowed to be "Don't Care".



8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

## WDQS Control Mode 2 - WDQS\_on/off

After write / masked write command is issued, DQS and DQS required to be differential from WDQS\_on, and DQS and DQS can be "Don't Care" status from WDQS\_off of write / masked write command. When ODT is enabled, WDQS\_on and WDQS\_off timing is located in the middle of the operations. When host disables ODT, WDQS\_on and WDQS\_off constraints conflict with tRTW. The timing does not conflict when ODT is enabled because WDQS\_on and WDQS\_off timing is covered in ODTLon and ODTLoff. However, regardless of ODT on/off, WDQS\_on/off timing below does not change any command timing constraints for all read and write operations. In order to prevent the conflict, WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by Read and Write can be counted as WDQS\_on/off.

#### **Parameters**

- WDQS\_on: the max delay from write / masked write command to differential DQS and DQS.
- WDQS\_off: the min delay for DQS and DQS differential input after the last write / masked write command.
- WDQS\_Exception : the period where WDQS\_on and WDQS\_off timing is overlapped with read operation or with DQS turn around (RD-WT, WT-RD).
  - WDQS\_Exception @ ODT disable = max (WL-WDQS\_on+tDQSTA- tWPRE n\*tCK, 0 tCK) where RD to WT command gap = tRTW(min)@ODT disable + n\*tCK
  - WDQS Exception @ ODT enable = tDQSTA

## WDQS\_on / WDQS\_off Definition

Write I	Latency	nWR	nRTP		WDQS_on (max)		S_off in)	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	
Set A	Set B			Set A	Set B	Set A	Set B	=e [=] (* /		
4	4	6	8	0	0	15	15	10	266	
6	8	12	8	0	0	18	20	266	533	
8	12	16	8	0	6	21	25	533	800	
10	18	20	8	4	12	24	32	800	1066	
12	22	24	10	4	14	27	37	1066	1333	
14	26	30	12	6	18	30	42	1333	1600	
16	30	34	14	6	20	33	47	1600	1866	
18	34	40	16	8	24	36 52		1866	2133	
nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz	


- 1. WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD).
- 2. The period during which DQS is toggling because of a Read or Write can be counted as part of the WDQS\_on/off requirement.
- 3. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



## WDQS\_on / WDQS\_off Allowable Variation Range

	Min	Max	Unit
WDQS_On	-0.25	0.25	tCK(avg)
WDQS_Off	-0.25	0.25	tCK(avg)

#### **Burst Write Operation**



## **Burst Write Operation**

- 1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. DRAM RTT is only applied when ODT is enabled (MR11 OP[2:0] is not 000<sub>B</sub>)



CS DES / DES / DES / DES COMMAND DES DES WR-1/MWR-1 DES DES DES DES RL+RU(tDQSCK(max)/tCK)+BL/2+ RD(tRPST)-WL+tWPRE WDQS Off tDQSCK BI /2 = 8 RI DQS\_c DQS t +DQS2DQ DQ DON'T CARE TIME BREAK

## Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)

- 1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK
- 2. Dout n = data-out from column n and Din n = data-in to column n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. WDQS\_on and WDQS\_off requirement can be ignored where WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD)



DES DES WR-1/MM RES DES DES DES DES DES WDQS on 1DQSCK BL/2 = 8 DQS o DQS\_t tDQS2DQ 8 0 0 010 011 012 013 014 015 ODTon Max ODToff Max ODT Hi-Z ODT On ODT Hi-Z

## Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)

- 1. BL=16, Read Preamble = Toggle, Read Postamble = 0.5nCK, Write Preamble = 2nCK, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n = data-out from column n and Din n = data-in to columnm n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. WDQS\_on and WDQS\_off requirement can be ignored where WDQS\_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD)



**NTC Proprietary Level: Property** 

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## Postamble and Preamble merging behavior


The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands.

In Read to Read or Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command will disappear to create consecutive DQS latching edge for seamless burst operations. But in the case of Read to Read or Write to Write operations with command interval of tCCD+1,tCCD+2, etc., they will not completely disappear because it's not seamless burst operations.

Timing diagrams in this material describe Postamble and Preamble merging behavior in Read to Read or Write to Write operations with tCCD+n.




# **Read to Read Operation**



## Seamless Reads Operation: tCCD = Min, Preamble = Toggle, 1.5nCK Postamble

#### Notes:

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK2. Dout n = data-out from column n and Din n = data-in to columnm n
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Reads Operation: tCCD = Min +1, Preamble = Toggle, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV




#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

CS CA, AP CAM CAM COMMAND DES DES DES X DES X DES X DES DES DES DES RI = 6 RI = 6 tDQSCK tRPRF tRPST\_tRPRF DQS\_c /) Hi-Z Hi-Z DQS\_t Hi-Z Hi-Z Hi-Z DQ BL/2 = 8BL/2 = 8DON'T CARE TIME BREAK

## Consecutive Reads Operation: tCCD = Min +1, Preamble = Toggle, 0.5nCK Postamble

#### Notes:

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV



#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

DON'T CARE


TIME BREAK

cs CA AP CAM CAM CAn COMMAND Read-1 CAS-2 DES DES DES Read-1 CAS-2 DES X DES X DES X DES X DES DES DES DES DES DES X DES X tDQSCK RI = 6 tRPRE tRPRE DQS\_c )) Hi-Z Hi-Z DQS t tDQSQ tDQSQ /) Hi-Z Hi-Z n6 \ n7 \ n8 / DQ RI /2 = 8 BL/2 = 8

## Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 0.5nCK Postamble

#### Notes:

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




cs CA, AP CAM CAM CA, AP CAn CAn BL COMMAND Read-1 CAS-2 DES DES DES DES Read-1 CAS-2 DES X DES X DES X DES X DES X DES X DES DES X DES X RL = 6 tDQSCK RI = 6 tRPRE tRPST tRPRE DQS\_c /) Hi-Z DQS t tDQSQ tDQS /) Hi-Z Doub Doub Doub n6 \ n7 \ n8 / Hi-Z Hi-7 DQ BL/2 = 8 BL/2 = 8 DON'T CARE TIME BREAK

## Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 0.5nCK Postamble

#### Notes:

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




## Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV




#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV



## Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 0.5nCK Postamble

#### Notes:

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV




#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

CS BL CA, AP CAM CAM CAn COMMAND DES DES DES X DES X DES X DES DES DES DES DES X DES tCCD = 11 RI = 6 tDQSCK RI = 6 tDQSCK tRPRF DQS\_c /) Hi-Z DQS\_t Hi-Z Hi-Z DQ BL/2 = 8BL/2 = 8DON'T CARE TIME BREAK

## Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 0.5nCK Postamble

#### Notes:


- 1. BL = 16 for column n and column m, RL = 6, Preamble = Toggle, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 1.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 1.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.






## Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 0.5nCK Postamble

- 1. BL = 16 for column n and column m, RL = 6, Preamble = Static, Postamble = 0.5nCK
- 2. Dout n/m = data-out from column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV


## Write to Write Operation



## Seamless Writes Operation: tCCD = Min, 0.5nCK Postamble

#### Notes:

- 1. BL=16, Write Postamble = 0.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.




# Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble, 533MHz < Clock Freq. ≤ 800MHz, **ODT Worst Timing Case**

- 1. Clock Frequency = 800MHz, tCK(AVG) = 1.25ns
- 2. BL=16, Write Postamble = 1.5nCK
- 3. Dout n/m = data-in to column n and column m.
- 4. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



LPDDR4 4Gb/8Gb(DDP) SDRAM


4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



## Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble

#### Notes:


- 1. BL=16, Write Postamble = 1.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. The minimum number of clock cycles from the burst write command to the burst write command for any bank is BL/2
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Writes Operation: tCCD = Min + 1, 0.5nCK Postamble

- 1. BL=16, Write Postamble = 0.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.






## Consecutive Writes Operation: tCCD = Min + 1, 1.5nCK Postamble

#### Notes:

- 1. BL=16, Write Postamble = 1.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




## Consecutive Writes Operation: tCCD = Min + 2, 0.5nCK Postamble

- 1. BL=16, Write Postamble = 0.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



# LPDDR4 4Gb/8Gb(DDP) SDRAM


4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



## Consecutive Writes Operation: tCCD = Min + 2, 1.5nCK Postamble

#### Notes:

- 1. BL=16, Write Postamble = 1.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



## Consecutive Writes Operation: tCCD = Min + 3, 0.5nCK Postamble

- 1. BL=16, Write Postamble = 0.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: NT6AN256T32AV




#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

BL BAO, CAm CAm COMMAND DES X DES X DES X DES X DES X DES DES DES DES CAS-2 DES Write-1 tCCD = 11 WL = 12 tDQSS WL = 12 tDQSS WDQS\_on tWPRE tWPST DQS\_c Don't Care Don't Care DQS\_t tDQS2DQ tDQS2DQ Don't Care Don't Care DQ Don't Care BL/2 = 8 RI /2 = 8 TIME BREAK DON'T CARE

## Consecutive Writes Operation: tCCD = Min + 3, 1.5nCK Postamble

#### Notes:

- 1. BL=16, Write Postamble = 1.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




## Consecutive Writes Operation: tCCD = Min + 4, 1.5nCK Postamble

- 1. BL=16, Write Postamble = 1.5nCK
- 2. Dout n/m = data-in to column n and column m.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

## **MASKED WRITE OPERATION**


The LPDDR4-SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command. This allows the DRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write-1 command is used to begin the operation, followed by a CAS-2 command. A Masked Write command to the same bank cannot be issued until tCCDMW later, to allow the LPDDR4-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See the section on "Data Mask Invert" for more information on the use of the DMI signal.



#### Masked Write Command - Same Bank

- 1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.





#### **Masked Write Command - Different Bank**

- 1. BL=16, DQ/DQS/DMI: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. Mask-Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.



# **Masked Write Timing constraints for BL16**

## Timing constraints for Same bank: DQ ODT is Disabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
Read with	:!!!	81	RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)	BL/2+
BL = 16	illegal	8*	+BL/2-WL+tWPRE+RD(tRPST)	+BL/2-WL+tWPRE+RD(tRPST)	max{(8,RU(tRTP/tCK)}-8
Read with	illogol	162	RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)	BL/2+
BL = 32	illegal	16 <sup>2</sup>	+BL/2-WL+tWPRE+RD(tRPST)	+BL/2-WL+tWPRE+RD(tRPST)	max{(8,RU(tRTP/tCK)}-8
Write with	illogol	WL+1+BL/2	81	tCCDMW <sup>3</sup>	WL+ 1 +
BL = 16	illegal	+RU(tWTR/tCK)	8-	(CCDIVIVV	BL/2+RU(tWR/tCK)
Write with	illogol	WL+1+BL/2	16²	tCCDMW + 8 <sup>4</sup>	WL+ 1 +
BL = 32	illegal	+RU(tWTR/tCK)	10-	(CCDIVIVV + 8.	BL/2+RU(tWR/tCK)
Maskad Writa	illogol	WL+1+BL/2	+CCD	tCCDMW <sup>3</sup>	WL+ 1 +
Masked Write	illegal	+RU(tWTR/tCK)	tCCD	(CCDIVIVV	BL/2+RU(tWR/tCK)
Precharge	RU(tRP/tCK),	illogal	illogal	illogal	4
riecharge	RU(tRPab/tCK)	illegal	illegal	illegal	4

#### Notes:

- 1. In the case of BL = 16, tCCD is 8\*tCK.
- 2. In the case of BL = 32, tCCD is 16\*tCK.
- 3. tCCDMW = 32\*tCK (4\*tCCD at BL=16)
- 4. Write with BL=32 operation has 8\*tCK longer than BL =16.
- 5. tRPST values depend on MR1-OP[7] respectively.

## Timing constraints for Same bank: DQ ODT is Enabled

Next CMD	Active	Read	Write	Masked Write	Precharge	
Current CMD	Active	(BL=16 or 32) (BL=16 or 32)		iviaskeu write	Frecharge	
Read with			RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)		
	ad with illegal BL = 16	agal 8 <sup>1</sup>	+BL/2+RD(tRPST)-ODTLon	+BL/2+RD(tRPST)-ODTLon	BL/2+	
BL = 10			-RD(tODTon,min/tCK)+1	-RD(tODTon,min/tCK)+1	max{(8,RU(tRTP/tCK)}-8	
Dood with			RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)		
Read with	illegal	16 <sup>2</sup>	+BL/2+RD(tRPST)-ODTLon	+BL/2+RD(tRPST)-ODTLon	BL/2+	
BL = 32			-RD(tODTon,min/tCK)+1	-RD(tODTon,min/tCK)+1	max{(8,RU(tRTP/tCK)}-8	

- 1. In the case of BL = 16, tCCD is 8\*tCK.
- 2. In the case of BL = 32, tCCD is 16\*tCK.
- 3. The rest of the timing is same as DQ ODT is Disable case.
- 4. tRPST values depend on MR1-OP[7] respectively.



## Timing constraints for Different bank: DQ ODT is Disabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Active	RU(tRRD/tCK)	4	4	4	4
Read with	4	8 <sup>1</sup>	RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)	4
BL = 16	4	8-	+BL/2-WL+tWPRE+RD(tRPST)	+BL/2-WL+tWPRE+RD(tRPST)	4
Read with	4	16²	RL+RU(tDQSCK(max)/tCK)	RL+RU(tDQSCK(max)/tCK)	4
BL = 32	4	10-	+BL/2-WL+tWPRE+RD(tRPST)	+BL/2-WL+tWPRE+RD(tRPST)	4
Write with	4	WL+1+BL/2 8 <sup>1</sup>		81	4
BL = 16	4	+RU(tWTR/tCK)	8-	8-	4
Write with	4	WL+1+BL/2	16 <sup>2</sup>	16 <sup>2</sup>	4
BL = 32	4	+RU(tWTR/tCK)	10-	10-	4
Masked Write	4	WL+1+BL/2	81	81	4
iviasked Write	4	+RU(tWTR/tCK)	δ <sup>+</sup>	<b>0</b> 1	4
Precharge	4	4	4	4	4

#### Notes:

- 1. In the case of BL = 16, tCCD is 8\*tCK.
- 2. In the case of BL = 32, tCCD is 16\*tCK.
- 3. tRPST values depend MR1-OP[7] respectively

## Timing constraints for Different bank: DQ ODT is Enabled

Next CMD Current CMD	Active	Read (BL=16 or 32)	Write (BL=16 or 32)	Masked Write	Precharge
Read with  BL = 16	4	81	RL+RU(tDQSCK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	2
Read with	1 4 16 <sup>2</sup>		RL+RU(tDQSCK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	RL+RU(tDQSCK(max)/tCK)+BL/2 +RD(tRPST)-ODTLon -RD(tODTon,min/tCK)+1	2

- 1. In the case of BL = 16, tCCD is 8\*tCK.
- 2. In the case of BL = 32, tCCD is 16\*tCK.
- 3. The rest of the timing is same as DQ ODT is Disable case.
- 4. tRPST values depend MR1-OP[7] respectively

# LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function

LPDDR4 SDRAM supports the function of Data Mask and Data Bus inversion. Details are shown below:

- LPDDR4 device supports Data Mask (DM) function for Write operation.
- LPDDR4 device supports Data Bus Inversion (DBIdc) function for Write and Read operation.
- LPDDR4 supports DM and DBIdc function with a byte granularity.
- DBIdc function during Write or Masked Write can be enabled or disabled through MR3 OP[7].
- DBIdc function during Read can be enabled or disabled through MR3 OP[6].
- DM function during Masked Write can be enabled or disabled through MR13 OP[5].
- LPDDR4 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.
- DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

There are eight possible combinations for LPDDR4 device with DM and DBIdc function.



LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## Function Behavior of DMI Signal During Write, Masked Write and Read Operation

DM Function	Write DBIdc Function	Read DBIdc Function	DMI Signal during Write Command	Signal during Masked Write Command	DMI Signal During Read	DMI Signal during MPC WR FIFO	DMI Signal during MPC RD FIFO	DMI Signal during MPC DQ Read Training	DMI Signal During MRR
Disable	Disable	Disable	Notes: 1	Notes: 1, 3	Notes: 2	Note: 1	Note: 2	Note: 2	Notes: 2
Disable	Enable	Disable	Notes: 4	Notes: 3	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Disable	Disable	Enable	Notes: 1	Notes: 3	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Disable	Enable	Enable	Notes: 4	Notes: 3	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Enable	Disable	Disable	Notes: 6	Notes: 7	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Enable	Enable	Disable	Notes: 4	Notes: 8	Notes: 2	Note: 9	Note: 10	Note: 11	Notes: 2
Enable	Disable	Enable	Notes: 6	Notes: 7	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12
Enable	Enable	Enable	Notes: 4	Notes: 8	Notes: 5	Note: 9	Note: 10	Note: 11	Notes: 12

- 1. DMI input signal is a don't care. DMI input receivers are turned OFF.
- 2. DMI output drivers are turned OFF.
- 3. Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.
- 4. DMI signal is treated as DBI signal and it indicates whether DRAM needs to invert the Write data received on DQs within a byte. The LPDDR4 device inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW.
- 5. The LPDDR4 DRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.
- 6. The LPDDR4 DRAM does not perform any mask operation when it receives Write command. During the Write burst associated with Write command, DMI signal must be driven LOW.
- 7. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, DRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR4 DRAM does not perform mask operation and data received on DQ input is written to the array.
- 8. The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. The LPDDR4 device masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR4 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.
- 9. DMI signal is treated as a training pattern. The LPDDR4 DRAM does not perform any mask operation and does not invert Write data received on the DQ inputs.
- 10. DMI signal is treated as a training pattern. The LPDDR4 DRAM returns DMI pattern written in WR FIFO.
- 11. DMI signal is treated as a training pattern. For more details, see 'RD DQ Calibration'.



**NTC Proprietary Level: Property** 


# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

12. DBI may apply or may not apply during normal MRR. It's vendor specific.

If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.






## Masked Write Command w/ Write DBI Enabled; DM Enabled

## Notes:

1. Data Mask (DM) is Enable: MR13 OP [5] = 0, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1





## Write Command w/ Write DBI Enabled; DM Disabled

#### Notes:

1. Data Mask (DM) is Disable: MR13 OP [5] = 1, Data BUS Inversion (DBI) Write is Enable: MR3 OP[7] = 1



# **Pre-Charge Operation**

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS, and CA[5:0] in the proper state as defined by the Command Truth Table.

The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously.

The AB flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all-bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that LPDDR4 devices can meet the instantaneous current demands, the row-precharge time for an all-bank PRECHARGE (tRPab) is longer than the perbank precharge time (tRPpb).


## **Precharge Bank Selection**

Frecharge bank Selection				
АВ	BA2	BA1	BA0	Precharged
(CA[5], R1)	(CA[2], R2)	(CA[1], R2)	(CA[0], R2)	Bank(s)
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Valid	Valid	Valid	All Banks




## **Burst Read Operation Followed by a PRECHARGE**

The PRECHARGE command can be issued as early as BL/2 clock cycles after a READ command, but PRECHARGE cannot be issued until after tRAS is satisfied. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (tRP) has elapsed. The minimum READ-to-PRECHARGE time must also satisfy a minimum analog time from the 2nd rising clock edge of the CAS-2 command. tRTP begins BL/2 - 8 clock cycles after the READ command. For LPDDR4 READ-to-PRECHARGE timings see table below.



Burst READ followed by PRECHARGE (Shown with BL16, 2tCK pre-amble)




Burst READ followed by PRECHARGE (Shown with BL32, 2tCK pre-amble)



# **Burst WRITE Followed by PRECHARGE**

A Write Recovery time (tWR) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of CK after the last latching DQS clock of the burst.

LPDDR4-SDRAM devices write data to the memory array in prefetch multiples (prefetch=16). An internal WRITE operation can only begin after a prefetch group has been clocked, so tWR starts at the prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles.



Burst WRITE Followed by PRECHARGE (Shown with BL16, 2tCK pre-amble)

## **Auto-PRECHARGE Operation**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-PRECHARGE function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.

If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-PRECHARGE function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.



## **Burst READ with Auto-PRECHARGE**


If AP is HIGH when a READ command is issued, the READ with Auto-PRECHARGE function is engaged. An internal precharge procedure starts a following delay time after the READ command. And this delay time depends on BL setting.

BL = 16: nRTP


BL = 32: 8nCK + nRTP

For LPDDR4 Auto-PRECHARGE calculations. Following an Auto-PRECHARGE operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- a. The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-PRECHARGE began, or
- b. The RAS cycle time (tRC) from the previous bank activation has been satisfied.



Burst READ with Auto-PRECHARGE (Shown with BL16, 2tCK pre-amble)



Burst READ with Auto-PRECHARGE (Shown with BL32, 2tCK pre-amble)




# **Burst WRITE with Auto-PRECHARGE**

If AP is HIGH when a WRITE command is issued, the WRITE with Auto-PRECHARGE function is engaged. The device starts an Auto-PRECHARGE on the rising edge tWR cycles after the completion of the Burst WRITE.

Following a WRITE with Auto-PRECHARGE, an ACTIVATE command can be issued to the same bank if the following conditions are met:

- a. The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-PRECHARGE began, and
- b. The RAS cycle time (tRC) from the previous bank activation has been satisfied.



Burst WRITE with Auto-PRECHARGE (Shown with BL16, 2tCK pre-amble)



# **Auto-Precharge Operation**


Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-Precharge function. When a READ, a WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle. If AP is LOW when the READ or WRITE command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-Precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Read with Auto-Precharge or Write/Mask Write with Auto-Precharge commands may be issued after tRCD has been satisfied. The LPDDR4 SDRAM RAS Lockout feature will schedule the internal precharge to assure that tRAS is satisfied.

tRC needs to be satisfied prior to issuing subsequent Activate commands to the same bank.

The following figure shows example of RAS lock function.




## **Command Input Timing with RAS lock**

- 1. tCK(AVG) = 0.938ns, Data Rate = 2133Mbps, tRCD(Min) = Max(18ns, 4nCK), tRAS(Min) = Max(42ns, 3nCK), nRTP = 8nCK, BL = 32
- 2. tRCD = 20nCK comes from Roundup(18ns/0.938ns)
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

# Delay time from Write to Read with Auto-Precharge

In the case of write command followed by read with Auto-Precharge, controller must satisfy tWR for the write command before initiating the DRAM internal Auto-Precharge. It means that (tWTR + nRTP) should be equal or longer than (tWR) when BL setting is 16, as well as (tWTR + nRTP +8nCK) should be equal or longer than (tWR) when BL setting is 32. Refer to the following figure for details.



## Delay time from Write to Read with Auto-Precharge

- 1. Burst Length at Read = 16
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.



# Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable

From Command	To Command	Minimum Delay between "From Command"  and "To Command"	Unit	Notes
READ	PRECHARGE (to same bank as Read)	tRTP	tCK	1,6
BL=16	PRECHARGE All	tRTP	tCK	1,6
READ	PRECHARGE (to same bank as Read)	8tCK + tRTP	tCK	1,6
BL=32	PRECHARGE All  PRECHARGE  (to same bank as READ w/AP)  8tCK + tRTP  1	tCK	1,6	
		nRTP	tCK	1,10
	PRECHARGE All	nRTP	tCK	1,10
	Activate (to same bank as READ w/AP)	nRTP + tRPpb		1,8,10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
READ w/AP	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
BL=16	WRITE or WRITE w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+ RD(tRPST)-WL+tWPRE	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+ RD(tRPST)-WL+tWPRE	tCK	3,4,5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	BL/2	tCK	3



# Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	PRECHARGE o same bank as READ w/AP)  PRECHARGE All  Activate o same bank as READ w/AP)  WRITE or WRITE w/AP (same bank)  ASK-WR or MASK-WR w/AP		
	PRECHARGE (to same bank as READ w/AP)	8tCK + nRTP	tCK	1,10
	PRECHARGE All	8tCK + nRTP	tCK	1,10
		8tCK + nRTP +tRPpb	tCK	1,8,10
	WRITE or WRITE w/AP	Illegal	-	
READ w/AP BL=32	MASK-WR or MASK-WR w/AP (same bank)	Illegal		
BL=32	WRITE or WRITE w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE	tCK	3,4,5
	MASK-WR or MASK-WR w/AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-WL+tWPRE		3,4,5
	READ or READ w/AP (same bank)	Illegal	,	
	READ or READ w/AP (different bank)	BL/2		3
WRITE	PRECHARGE (to same bank as WRITE)	WL + BL/2 + tWR + 1	tCK	1,7
BL=16 & 32	PRECHARGE All	WL + BL/2 + tWR + 1	tCK	1,7
MASK-WR	PRECHARGE (to same bank as MASK-WR)	WL + BL/2 + tWR + 1	tCK	1,7
BL=16	PRECHARGE All	WL + BL/2 + tWR + 1	tCK	1,7



Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

_				
From	To Command	Minimum Delay between "From Command"	Unit	Notes
Command	10 Command	and "To Command"	Oilit	Hotes
	PRECHARGE	W/L + DL /2 + pW/D + 1	+CV	1 11
	(to same bank as WRITE w/AP)	WL + BL/2 + nWR + 1	tCK	1,11
	PRECHARGE All	WL + BL/2 + nWR + 1	tCK	1,11
	ACTIVATE	W/ + PI /2 + pW/P + 1 + +PPpp	+CV	1 0 11
	(to same bank as WRITE w/AP)	WL + BL/2 +nWR + 1 + tRPpb	tCK	1,8,11
	WRITE or WRITE w/AP	Wagal		
MANDITE WAY	(same bank)	Illegal	-	
WRITE w/AP   BL=16 & 32	READ or READ w/AP	Illogal		
DL-10 & 32	(same bank)	Illegal	-	
	WRITE or WRITE w/AP	DI /2	+CV	3
	(different bank)	BL/2	tCK	3
	MASK-WR or MASK-WR w/AP	DI /2	tCK	3
	(different bank)	BL/2		3
	READ or READ w/AP	W/I + DI /2 + +W/TD + 1	+CI/	2.0
	(different bank)	WL + BL/2 + tWTR + 1	tCK	3,9



Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
	PRECHARGE (to same bank as MASK-WR w/AP)	WL + BL/2 + nWR + 1	tCK	1,11
	PRECHARGE All	WL + BL/2 +nWR + 1	tCK	1,11
	ACTIVATE (to same bank as MASK-WR w/AP)	WL + BL/2 + nWR + 1 + tRPpb	tCK	1,8,11
MASK-WR	WRITE or WRITE w/AP (same bank)	Illegal Illegal BL/2		3
w/AP BL=16	MASK-WR or MASK-WR w/AP (same bank)			3
	WRITE or WRITE w/AP (different bank)			3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2		3
	READ or READ w/AP (same bank)	Illegal		3
	READ or READ w/AP (different bank)	WL + BL/2 + tWTR + 1	tCK	3,9



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# Timing Between Commands (PRECHARGE and Auto-PRECHARGE): DQ ODT is Disable (cont'd)

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
	PRECHARGE	4		1
PRECHARGE	(to same bank as PRECHARGE)			1
	PRECHARGE All	4	tCK	1
PRECHARGE	PRECHARGE	4	tCK	1
All	PRECHARGE All	4	tCK	1

- 1. For a given bank, the precharge period should be counted from the latest precharge command, whether per-bank or all-bank, issued to that bank. The precharge period is satisfied tRP after that latest precharge command.
- 2. Any command issued during the minimum delay time as specified in the table above is illegal.
- 3. After READ w/AP, seamless read operations to different banks are supported. After WRITE w/AP or MASK-WR w/AP, seamless write operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
- 4. tRPST values depend on MR1-OP[7] respectively.
- 5. tWPRE values depend on MR1-OP[2] respectively.
- 6. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRTP(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRTP[ns] / tCK[ns])
- 7. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWR[ns] / tCK[ns])
- 8. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRPpb(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRPpb[ns] / tCK[ns])
- 9. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWTR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWTR[ns] / tCK[ns])
- 10. For Read w/AP the value is nRTP which is defined in Mode Register 2.
- 11. For Write w/AP the value is nWR which is defined in Mode Register 1.



# Timing Between Commands (read w/ AP and write command): DQ ODT is Enabled

From Command	To Command	Minimum Delay between "From Command"  and "To Command"	Unit	Notes
	WRITE or WRITE w/AP	RL+RU(tDQSCK(max)/tCK)+BL/2	+CI/	2.2
READ w/AP	(different bank)	+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	tCK	2, 3
BL=16	MASK-WR or MASK-WR w/AP	RL+RU(tDQSCK(max)/tCK)+BL/2	tCK	2.2
	(different bank)	+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	ick	2, 3
	WRITE or WRITE w/AP	RL+RU(tDQSCK(max)/tCK)+BL/2	tCK	2, 3
READ w/AP	(different bank)	+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	ick	2, 5
BL=32	MASK-WR or MASK-WR w/AP	RL+RU(tDQSCK(max)/tCK)+BL/2	tCK	2.2
	(different bank)	+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	ick	2, 3

- ${\bf 1.}\ {\bf The\ rest\ of\ the\ timing\ about\ prechage\ and\ Auto-Precharge\ is\ same\ as\ DQ\ ODT\ is\ Disable\ case.}$
- 2. After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
- 3. tRPST values depend on MR1-OP[7] respectively.



NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All-bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.



# Bank and Refresh counter increment behavior

The table below shows examples of both bank and refresh counter increment behavior.

	6.1.		200	201	242	Refresh	Bank	Ref Counter #	
#	Sub#	Command	BA0	BA1	BA2	Bank#	Counter #	(Row Address #)	
0	0		Rese	et, SRX or RE	Fab		To 0	-	
1	1	REFpb	0	0	0	0	0 to 1		
2	2	REFpb	0	0	1	1	1 to 2		
3	3	REFpb	0	1	0	2	2 to 3		
4	4	REFpb	0	1	1	3	3 to 4		
5	5	REFpb	1	0	0	4	4 to 5	n	
6	6	REFpb	1	0	1	5	5 to 6		
7	7	REFpb	1	1	0	6	6 to 7		
8	8	REFpb	1	1	1	7	7 to 0		
9	1	REFpb	1	1	0	6	0 to 1		
10	2	REFpb	1	1	1	7	1 to 2		
11	3	REFpb	0	0	1	1	2 to 3		
12	4	REFpb	0	1	1	3	3 to 4	1	
13	5	REFpb	1	0	1	5	4 to 5	n + 1	
14	6	REFpb	0	1	0	2	5 to 6		
15	7	REFpb	0	0	0	0	6 to 7		
16	8	REFpb	1	0	0	4	7 to 0		
17	1	REFpb	0	0	0	0	0 to 1		
18	2	REFpb	0	0	1	1	1 to 2	n + 2	
19	3	REFpb	0	1	0	2	2 to 3		
20	0	REFab	V	V	V	0~7	То 0	n + 2	
21	1	REFpb	1	1	0	6	0 to 1		
22	2	REFpb	1	1	1	7	1 to 2	n + 3	
					Snip				

NTC Proprietary
Level: Property
LPDDR4 4Gb/8Gb(DDP) SDRAM
4Gb: NT6AN256M16AV

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior PRECHARGE command to that bank.
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank.
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.




# **REFRESH Command Scheduling Separation requirements**

Symbol	Minimum Delay From	То	Notes
		REFab	
tRFCab	REFab	Activate command to any bank	
		REFpb	
		REFab	
tRFCpb	REFpb	Activate command to same bank as REFpb	
		REFpb	
	REFpb	Activate command to different bank than REFpb	
tRRD	Activata	REFpb	1
	Activate	Activate command to different bank than prior Activate command	

#### Notes:


1. A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.



## **All-Bank Refresh Operation**

#### Notes:


- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.



## Per Bank Refresh to a different bank Operation

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. In the beginning of this example, the REFpb bank is pointing to bank 0.
- 3. Operations to banks other than the bank being refreshed are supported during the tpbR2pbR period.
- 4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.





# Per Bank Refresh to the same bank Operation

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. In the beginning of this example, the REFpb bank is pointing to bank 0.
- 3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
- 4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.



**NTC Proprietary Level: Property** 

# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to 9 x tREFI.

8Gb: NT6AN256T32AV

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

And for per bank refresh, a maximum 8 x 8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of 2 x 8 x 8 per bank refresh commands can be issued within 2 x tREFI.

## **Legacy Refresh Command Timing Constraints**


MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within max(2xtREFI x refresh rate multiplier, 16xtRFC)	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	4x tREFI	8	9 x 4 x tREFI	16	1/8 of REFab
010B	2x tREFI	8	9 x 2 x tREFI	16	1/8 of REFab
011B	1x tREFI	8	9 x tREFI	16	1/8 of REFab
100B	0.5x tREFI	8	9 x 0.5 x tREFI	16	1/8 of REFab
101B	0.25x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab
110B	0.25x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

#### **Modified REFRESH Command Timing Constraints**


MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab within max(2xtREFI x refresh rate multiplier, 16xtRFC)	Per-bank Refresh
000B	Low Temp. Limit	N/A	N/A	N/A	N/A
001B	4x tREFI	2	3 x 4 x tREFI	4	1/8 of REFab
010B	2x tREFI	4	5 x 2 x tREFI	8	1/8 of REFab
011B	1x tREFI	8	9 x tREFI	16	1/8 of REFab
100B	0.5x tREFI	8	9 x 0.5 x tREFI	16	1/8 of REFab
101B	0.25x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab
110B	0.25x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab
111B	High Temp. Limit	N/A	N/A	N/A	N/A

- 1. For any thermal transition phase where Refresh mode is transitioned to either 2x tREFlor 4x tREFl, DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.
- 2. LPDDR4 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001<sub>B</sub>, controller can be in any refresh rate from 4xtREFI to 0.25x tREFI. When MR4 OP[2:0]=010<sub>B</sub>, the only prohibited refresh rate is 4x tREFI.





# **Postponing Refresh Commands (Example)**




**Pulling-in Refresh Commands (Example)** 

8Gb: NT6AN256T32AV

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

# Burst Read operation followed by Per Bank Refresh

The Per Bank Refresh command can be issued after tRTP + tRPpb from Read command.




## Burst Read operation followed by Per Bank Refresh

#### Notes:

- 1. BL = 16, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n = data-out from column n.
- 3. In case of BL = 32, Delay time from Read to Per Bank Precharge is 8nCK + tRTP.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.

The Per Bank Refresh command can be issued after tRC from Read with Auto Precharge command.



#### Burst Read with Auto-Precharge operation followed by Per Bank Refresh

- 1. BL = 16, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Dout n = data-out from column n.
- 3. tRC needs to be satisfied prior to issuing subsequent Per Bank Refresh command.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.



# **Refresh Requirement**

# Refresh Requirement Parameters per die for Single Channel SDRAM devices

Refresh Requiremen	ts	Symbol	4Gb	Unit
Density per 0	Channel		4Gb	
Number of banks	per channel		8	
Refresh Window (tREF (TCASE ≤ 85°C)	·W)	tREFW	32	ms
Refresh Window (tREF (1/2 Rate Refresh, 85°C < TCA	,	tREFW	16	ms
Refresh Window (tREF (1/4 Rate Refresh, 95°C < TCAS	tREFW	8	ms	
	Required Number of REFRESH Commands in a tREFW window		8192	-
Average Refresh Interval	REFAB	tREFI	3.9	us
(TCASE ≤ 85°C)	REFPB	tREFIpb	488	ns
Average Refresh Interval	REFAB	tREFI	1.95	us
(85°C < TCASE ≤ 95°C)	REFPB	tREFIpb	244	ns
Average Refresh Interval	REFAB	tREFI	0.975	us
(95°C < TCASE ≤ 105°C)	REFPB	tREFIpb	122	ns
Refresh Cycle Time (All Banks)		tRFCab	180	ns
Refresh Cycle Time (Per	Bank)	tRFCpb	90	ns
Per-bank Refresh to Per- Refresh different bank <sup>-</sup>		tpbR2pbR	90	ns

## Notes:


1. Self Refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6 Gb single channel device and tXSR\_abort(min) is defined as tRFCpb + 17.5ns.



# **Self Refresh Operation**

# Self Refresh Entry and Exit

The Self Refresh command can be used to retain data in the LPDDR4 SDRAM, the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS High, CA0 Low, CA1 Low, CA2 Low; CA3 High; CA4 High, CA5 Valid (Valid that means it is Logic Level, High or Low) for the first rising edge and CS Low, CA0 Valid, CA1 Valid, CA2 Valid, CA3 Valid, CA4 Valid, CA5 Valid at the second rising edge of the clock. Self Refresh command is only allowed when read data burst is completed and SDRAM is idle state.



During Self Refresh mode, external clock input is needed and all input pin of SDRAM are activated. SDRAM can accept the following commands, MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 except PASR Bank/Segment setting.

LPDDR4 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperatures.

For proper Self Refresh operation, power supply pins (VDD1, VDD2 and VDDQ) must be at valid levels. However VDDQ may be turned off during Self-Refresh with Power Down after tESCKE is satisfied.

Prior to exiting Self-Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is tSR,min. Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are allowed until tXSR is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh. This REFRESH command is not included in the count of regular refresh commands required by the tREFI interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 X tREFI.

TIME BREAK



#### LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

DON'T CARE

Tb5 Tb6 Tb7 Ta1 Ta2 Ta3 Ta4 Ta5 Tb0 Tb1 CK c (( CKE CS Valid Valid Valid Valid Valid Valid tSR tXSR Self Refresh Entry Self Refresh Exit COMMAND DES DES DES DES DES DES DES DES X DES X DES Any Command Any Command DES DES

# **Self Refresh Entry/Exit Timing**

Exit Self Refresh


## Notes:

- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting is allowed during Self Refresh.
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.

Enter Self Refresh

# Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in figure below.



# Self Refresh Entry/Exit Timing with Power Down Entry/Exit

- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment and SR Abort setting is allowed during Self Refresh.
- 2. Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- 3. 2 Clock command for example.



## Partial Array Self-Refresh (PASR)

## **PASR Bank Masking**

The LPDDR4 SDRAM has eight banks. Each bank of an LPDDR4 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits, accessible via MRW command, is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is decribed in the following chapter.

## **PASR Segment Masking**

A segment masking scheme may be used in lieu of or in combination with the bank masking scheme in LPDDR4 SDRAM which utilize eight segments per bank. For segment masking bit assignments, see Mode Register 17. For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, "masked". Programming of segment mask bits is similar to the one of bank mask bits. Eight segments are used as listed in Mode Register 17. One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. Programming of bits in the reserved registers has no effect on the device operation.

## **Example of Bank and Segment Masking use in LPDDR4 SDRAM**


	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		М						М
Segment 1	0		М						М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0		М						М
Segment 4	0		М						М
Segment 5	0		М						М
Segment 6	0		М						М
Segment 7	1	М	М	М	М	М	М	М	М

#### Notes:

1. This table illustrates an example of an 8-bank LPDDR4 SDRAM, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.



# **Command input Timing after Power Down Exit**



## Command input timings after Power Down Exit during Self Refresh

- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
- 2. Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- 3. 2 Clock command for example.

# **AC Timing Table**


Parameter	Symbol Min/ Max		Data Rate	Unit	Notes				
Self Refresh Timing									
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1				
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1				
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2				

#### Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(tCK).

It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired.

The case which 3tCK is applied to is shown below.



# tESCKE Timing

2. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

# Self Refresh Abort

If MR4 OP[3] is enabled then DRAM aborts any ongoing refresh during Self Refresh exit and does not increment the internal refresh counter. Controller can issue a valid command after a delay of tXSR\_abort instead of tXSR.

The value of tXSR\_abort(min) is defined as tRFCpb + 17.5 ns.


Upon exit from Self Refresh mode, the LPDDR4 SDRAM requires a minimum of one extra refresh (8 per bank or 1 all bank) before entry into a subsequent Self Refresh mode. This requirement remains the same irrespective of the setting of the MR bit for self refresh abort.

Self refresh abort feature is available for higher density devices starting with 12 Gb dual channel device and 6Gb single channel device.



# MRR, MRW, MPC Command during tXSR, tRFC

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tXSR period.




# MRR, MRW and MPC Commands Issuing Timing during tXSR

#### Notes:

- 1. MPC and MRW command are shown in figure at this time, Any combination of MRR, MRW and MPC is allowed during tXSR period.
- 2. Any command also includes MRR, MRW and all MPC command.

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tRFC period.



# MRR, MRW and MPC Commands Issuing Timing during tRFC

- 1. MPC and MRW command are shown in figure at this time, Any combination of MRR, MRW and MPC is allowed during tRFCab or tRFCpb period.
- 2. Refresh cycle time depends on Refresh command. In case of REF per Bank command issued, Refresh cycle time will be tRFCpb.
- 3. Any command also includes MRR, MRW and all MPC command.

# MODE REGISTER READ(MRR)

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR4-SDRAM registers. The MRR command is initiated with CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) allow the user to select one of 64 registers. The mode register contents are available on the first 4UI's data bits of DQ[7:0] after RL x tCK + tDQSCK + tDQSQ following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the Mode Register READ burst. The MRR has a command burst length 16.


MRR operation must not be interrupted.

## DQ output mapping

BL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0		Ol	P0							,	V					
DQ1		OI	P1							,	V					
DQ2		OI	P2			V										
DQ3		OI	Р3			V										
DQ4		OI	P4			V					V					
DQ5		Ol	P5			V										
DQ6		OI	P6			V										
DQ7		OI	P7			V										
DQ8-15					V											
DMI0-1					V											

- 1. MRR data are extended to first 4 UI's for DRAM controller to sample data easily.
- 2. DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DMI pin status should be low.
- 3. The read pre-amble and post-amble of MRR are same as normal read.






## **Mode Register Read Operation**

- 1. Only BL=16 is supported
- 2. Only DES is allowed during tMRR period
- 3. There are some exceptions about issuing commands after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
- 4. DBI is Disable mode.
- 5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.
- 6. DQ/DQS: VSSQ termination

# MRR after Read and Write command

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, in a similar way WL + BL/2 + 1 + RU(tWTR/tCK) clock cycles after a prior Write, Write with AP, Mask Write, Mask Write with AP and MPC Write FIFO command in order to avoid the collision of Read and Write burst data on SDRAM's internal Data bus.



# **READ to MRR Timing**

- 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- 2. Read BL = 32, MRR BL = 16, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DBI = Disable, DQ/DQS: VSSQ termination
- 3. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.



Ta2 Ta3 Ta4 Tb0 Tc0 Ta1 CS COMMAND DES DES DES X DES DES DES DES X DES DES MRR-1 Write-1 CAS-2 CAS-2 DES BL/2 + 1 Clock tWTR WL tMRR WDQS\_off WDQS on tWPRE tWPST DQS\_c DQS\_t ➡ tDQS2DQ DQ DON'T CARE TIME BREAK


# Write to MRR Timing

- 1. Write BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination.
- 2. Only DES is allowed during tMRR period.
- 3. Din n = data-in to column m n.
- 4. The minimum number of clock cycles from the burst write command to MRR command is WL + BL/2 + 1 + RU(tWTR/tCK).
- 5. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 6. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.



# MRR after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode.



# **MRR Following Power-Down**

#### Notes:

- 1. Only DES is allowed during tMRR period.
- 2. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.


# Mode Register Read/Write AC timing

Parameter		Min/ Max	Data Rate	Unit	Notes					
Mode Register Read/Write Timing										
Additional time after tXP has expired until MRR command may be issued	tMRRI	Min	tRCD + 3nCK	-						
MODE REGISTER READ command period	tMRR	Min	8	nCK						
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-						
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-						



# Mode Register Write (MRW) Operation

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CKE, CS, and CA[5:0] to valid levels at a rising edge of the clock (see Command Truth Table). The mode register address and the data written to the mode registers is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register Writes to read-only registers have no impact on the functionality of the device.



**Mode Register Write Timing** 

Notes:

1. Only Deselect command is allowed during tMRW and tMRD periods.

# **Mode Register Write**

MRW can be issued from either a Bank-Idle or Bank-Active state. Certain restrictions may apply for MRW from an Active state.

Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State SDRAM			
SDRAM	Command	SDRAM				
All Banks Idle	MRR	Mode Register Reading	All Banks Idle			
	IVIKK	(All Banks Idle)	All Ballks lule			
	MRW	Mode Register Writing	All Danks Idla			
		(All Banks Idle)	All Banks Idle			
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active			
	MRW	Mode Register Writing	Bank(s) Active			



# MRR/MRW Timing Constraints: DQ ODT is Disable

From Command	To Command	Minimum Delay between "From Command" and "To Command"		Notes
	MRR	tMRR	-	
	RD/RDA	tMRR	-	
MRR	WR/WRA/	RL+RU(tDQSCK(max)/tCK)+BL/2		
	MWR/MWRA	-WL+tWPRE+RD(tRPST)	nCK	
	MRW RL+RU(tDQSCK(max)/tCK)+BL/2+3			
RD/RDA		BL/2	nCK	
WR/WRA/ MWR/MWRA	MRR	WL+1+BL/2+RU(tWTR/tCK)		
MRW	1	tMRD	-	
Power Down Exit		tXP+tMRRI	-	
	RD/RDA	RD/RDA tMRD		
MRW	WR/WRA/	tMRD		
	MWR/MWRA			
	MRW	tMRW	-	
RD/ RD FIFO/ RD DQ CAL		RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST) +max(RU(7.5ns/tCK),8nCK)	nCK	
RD with Auto-Precharge		RL+BL/2+RU(tDQSCKmax/tCK)+RD(tRPST) +max(RU(7.5ns/tCK),8nCK)+nRTP-8	nCK	
WR/ MWR/	MRW	WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)	nCK	
WR FIFO				
WR/MWR with Auto-Precharge		WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)+nWR	nCK	




# MRR/MRW Timing Constraints: DQ ODT is Enable

From Command	To Command	Minimum Delay between "From Command"  and "To Command"	Unit	Notes
	MRR	6 0070; 11 0		
	RD/RDA	Same as ODT Disable Case	-	
MRR	WR/WRA/	RL+RU(tDQSCK(max)/tCK)+BL/2-ODTLon	C14	
	MWR/MWRA	-RD(tODTon(min)/tCK)+RD(tRPST)+1	nCK	
	MRW	Same as ODT Disable Case	-	
RD/RDA				
WR/WRA/				
MWR/MWRA	MRR	Same as ODT Disable Case	-	
MRW				
Powe Down Exit				
	RD/RDA			
A A DVA /	WR/WRA/	Course of ODT Disable Coop		
MRW	MWR/MWRA	Same as ODT Disable Case	-	
	MRW			
RD/				
RD FIFO/				
RD DQ CAL				
RD with				
Auto-Precharge	MRW	Same as ODT Disable Case		
WR/	IVIKVV	Same as ODT Disable Case	-	
MWR/				
WR FIFO				
WR/MWR with				
Auto-Precharge				




# **VREF** Current Generator (VRCG)

LPDDR4 SDRAM  $V_{REF}$  current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal  $V_{REF}(DQ)$  and  $V_{REF}(CA)$  levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR13[OP3] = 1. Only Deselect commands may be issued until tVRCG\_ENABLE is satisfied. tVRCG\_ENABLE timing is shown in figure below.



#### **VRCG Enable timing**

VRCG high current mode is disabled by setting MR13[OP3] = 0. Only Deselect commands may be issued until tVRCG\_DISABLE is satisfied. tVRCG\_DISABLE timing is shown in figure below.



### **VRCG** Disable timing

Note that LPDDR4 SDRAM devices support V<sub>REF</sub>(CA) and V<sub>REF</sub>(DQ) range and value changes without enabling VRCG high current mode.

## **VRCG Enable/Disable Timing**


Speed Symbol			533/1066/1600/2133/2667/ 3200/3733/4267		Notes
		Min	Max		
V <sub>REF</sub> high current mode enable time	tVRCG_ENABLE	-	200	ns	
V <sub>REF</sub> high current mode disable time	tVRCG_DISABLE	-	100	ns	



# **CA VREFTraining**

The DRAM internal CA  $V_{REF}$  specification parameters are voltage operating range, stepsize,  $V_{REF}$  set tolerance,  $V_{REF}$  step time and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 DRAM devices. The minimum range is defined by  $V_{REF}$ max and  $V_{REF}$ min as depicted in figure below.




**VREF operating range (VREFmin, VREFmax)** 



The VREF stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for VREF step size that falls within the range.

The VREF set tolerance is the variation in the VREF voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VREF set tolerance uncertainty. The range of VREF set tolerance uncertainty is a function of number of steps n.

The VREF set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VREF values for a specified range. An illustration depicting an example of the stepsize and VREF set tolerance is below.



Example of VREF set tolerance (max case only shown) and step size

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

The VREF increment/decrement step times are define by VREF\_time-short, Middle and long. The VREF\_time-short, VREF\_time-Middle and VREF\_time-long is defined from TS to TE as shown in the figure below where TE is referenced to when the VREF voltage is at the final DC level within the VREF valid tolerance(VREF\_val\_tol).

The VREF valid level is defined by VREF\_val tolerance to qualify the step time TE as shown in figure below. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VREF increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


VREF\_time-Short is for a single stepsize increment/decrement change in VREF voltage.

VREF\_time-Middle is at least 2 stepsizes increment/decrement change within the same VREFCA range in VREF voltage.

VREF\_time-Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFCA Range in VREF voltage.

TS - is referenced to MRS command clock

TE - is referenced to the VREF\_val\_tol




**VREF\_time for Short, Middle and Long Timing Diagram** 


The MRW command to the mode register bits are as follows.

MR12 OP[5:0]: VREF(CA) Setting MR12 OP[6]: VREF(CA) Range

The minimum time required between two VREF MRS commands is VREF\_time-short for single step and VREF\_time-Middle for a full voltage range step.



**VREF step single stepsize increment case** 



VREF step single stepsize decrement case



Vref Voltage

Vrefmax


Vref DC (VDD2 DC)

Full Range Step

Vrefmin

Time

VREF full step from VREFmin to VREFmax case



**VREF full step from VREFmax to VREFmin case** 

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

## **CA Internal VREF Specifications**

The table below contains the CA internal VREF specifications that will be characterized at the component level for compliance.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
V <sub>REF</sub> Max operating point Range0	V <sub>REF</sub> _max_R0	-	-	30%	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Min operating point Range0	V <sub>REF</sub> _min_R0	10%	-	-	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Max operating point Range1	V <sub>REF</sub> _max_R1	-	-	42%	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Min operating point Range1	V <sub>REF</sub> _min_R1	22%	-	-	V <sub>DD2</sub>	1,11
V <sub>REF</sub> Stepsize	V <sub>REF</sub> _step	0.30%	0.40%	0.50%	V <sub>DD2</sub>	2
V 6.17.1		-1.00%	0.00%	1.00%	V <sub>DD2</sub>	3,4,6
V <sub>REF</sub> Set Tolerance	V <sub>REF</sub> _set_tol	-0.10%	0.00%	0.10%	V <sub>DD2</sub>	3,5,7
	V <sub>REF</sub> _time-Short	-	-	100	ns	8
V 6: T	V <sub>REF</sub> _time_Middle	-	-	200	ns	12
V <sub>REF</sub> Step Time	V <sub>REF</sub> _time-Long	-	-	250	ns	9
	V <sub>REF</sub> _time_weak	-	-	1	ms	13,14
V <sub>REF</sub> Valid tolerance	V <sub>REF</sub> _val_tol	-0.10%	0.00%	0.10%	V <sub>DD2</sub>	10


- 1. V<sub>REF</sub> DC voltage referenced to V<sub>DD2</sub>\_DC.
- 2. V<sub>REF</sub> stepsize increment/decrement range. V<sub>REF</sub> at DC level.
- 3. V<sub>REF</sub> new = V<sub>REF</sub> old + n\*V<sub>REF</sub> step; n= number of steps; if increment use "+"; If decrement use "-".
- 4. The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF</sub>\_new 1.0%\*V<sub>DD2</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF</sub>\_new + 1.0%\*V<sub>DD2</sub>. For n>4.
- 5. The minimum value of  $V_{REF}$  setting tolerance =  $V_{REF}$ \_new 0.10%\* $V_{DD2}$ . The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF}$ \_new + 0.10%\* $V_{DD2}$ . For n $\leq$ 4.
- 6. Measured by recording the min and max values of the V<sub>REF</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.
- 7. Measured by recording the min and max values of the  $V_{REF}$  output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other  $V_{REF}$  output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for  $V_{\text{REF}}$ .
- 9. Time from MRS command to increment or decrement  $V_{REF}$ min to  $V_{REF}$ max or  $V_{REF}$ max to  $V_{REF}$ min change across the  $V_{REF}$ CA Range in  $V_{REF}$  voltage.
- 10. Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR12 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up to a full range of V<sub>REF</sub> voltage withiin the same V<sub>REF</sub>CA range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- 14.  $V_{REF}$ \_time\_weak covers all  $V_{REF}$ (CA) Range and Value change conditions are applied to  $V_{REF}$ \_time\_Short/Middle/Long.



# **DQ VREF Training**

The DRAM internal DQ VREF specification parameters are voltage operating range, stepsize, VREF set tolerance, VREF step time and VREF valid level.

The voltage operating range specifies the minimum required VREF setting range for LPDDR4 DRAM devices. The minimum range is defined by VREFmax and VREFmin as depicted in figure below.






The VREF stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for VREF step size that falls within the range.

The VREF set tolerance is the variation in the VREF voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for VREF set tolerance

uncertainty. The range of VREF set tolerance uncertainty is a function of number of steps n.

The VREF set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max VREF values for a specified range. An illustration depicting an example of the stepsize and VREF set tolerance is shown in below.



Example of VREF set tolerance (max case only shown) and stepsize

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

The VREF increment/decrement step times are define by VREF\_time-short, Middle and long. The VREF\_time-short, VREF\_time-Middle and VREF\_time-long is defined from TS to TE as shown in the figure below where TE is referenced to when the VREF voltage is at the final DC level within the VREF valid tolerance(VREF\_val\_tol).

The VREF valid level is defined by VREF\_val tolerance to qualify the step time TE as shown in figure below. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any VREF increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.


VREF\_time-Short is for a single stepsize increment/decrement change in VREF voltage.

VREF\_time-Middle is at least 2 stepsizes increment/decrement change within the same VREFDQ range in VREF voltage.

VREF\_time-Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.

TS - is referenced to MRS command clock

TE - is referenced to the VREF\_val\_tol




**VREF\_time for Short, Middle and Long Timing Diagram** 


The MRW command to the mode register bits are as follows.

MR14 OP[5:0] : V<sub>REF</sub>(DQ) Setting MR14 OP[6] : V<sub>REF</sub> (DQ) Range

The minimum time required between two VREF MRS commands is VREF\_time-short for single step and VREF\_time-Middle for a full voltage range step.



**VREF step single stepsize increment case** 



**VREF step single stepsize decrement case** 

Time



Vref Voltage


Vrefmax

Full
Range
Step

Vrefmin

Vref DC
(VDDQ DC)

**VREF full step from VREFmin to VREFmax case** 



**VREF full step from VREFmax to VREFmin case** 



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

## **DQ Internal VREF Specifications**

The table below contains the DQ internal VREF specifications that will be characterized at the component level for compliance.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
V <sub>REF</sub> Max operating point Range0	V <sub>REF</sub> _max_R0	-	-	30%	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Min operating point Range0	V <sub>REF</sub> _min_R0	10%	-	-	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Max operating point Range1	V <sub>REF</sub> _max_R1	-	-	42%	V <sub>DDQ</sub>	1,11
V <sub>REF</sub> Min operating point Range1	V <sub>REF</sub> _min_R1	22%	-	-	$V_{DDQ}$	1,11
V <sub>REF</sub> Stepsize	V <sub>REF</sub> _step	0.30%	0.40%	0.50%	V <sub>DDQ</sub>	2
V 6.17.1		-1.00%	0.00%	1.00%	V <sub>DDQ</sub>	3,4,6
V <sub>REF</sub> Set Tolerance	V <sub>REF</sub> _set_tol	-0.10%	0.00%	0.10%	V <sub>DDQ</sub>	3,5,7
	V <sub>REF</sub> _time-Short	-	-	100	ns	8
V 6: T	V <sub>REF</sub> _time_Middle	-	-	200	ns	12
V <sub>REF</sub> Step Time	V <sub>REF</sub> _time-Long	-	-	250	ns	9
	V <sub>REF</sub> _time_weak	-	-	1	ms	13,14
V <sub>REF</sub> Valid tolerance	V <sub>REF</sub> _val_tol	-0.10%	0.00%	0.10%	V <sub>DDQ</sub>	10

- 1. V<sub>REF</sub> DC voltage referenced to V<sub>DDQ</sub>\_DC.
- 2. V<sub>REF</sub> stepsize increment/decrement range. V<sub>REF</sub> at DC level.
- 3. V<sub>REF</sub> new = V<sub>REF</sub> old + n\*V<sub>REF</sub> step; n= number of steps; if increment use "+"; If decrement use "-".
- 4. The minimum value of V<sub>REF</sub> setting tolerance = V<sub>REF</sub>\_new 1.0%\*V<sub>DDQ</sub>. The maximum value of V<sub>REF</sub> setting tolerance = V<sub>REF</sub>\_new + 1.0%\*V<sub>DDQ</sub>. For n>4.
- 5. The minimum value of  $V_{REF}$  setting tolerance =  $V_{REF}$ \_new 0.10%\* $V_{DDQ}$ . The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF}$ \_new + 0.10%\* $V_{DDQ}$ . For n<4.
- 6. Measured by recording the min and max values of the V<sub>REF</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.
- 7. Measured by recording the min and max values of the V<sub>REF</sub> output across 4 consectuive steps(n=4), drawing a straight line between those points and comparing all other V<sub>REF</sub> output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for VREF.
- 9. Time from MRS command to increment or decrement  $V_{REF}$ min to  $V_{REF}$ max or  $V_{REF}$ fmax to  $V_{REF}$ min change across the  $V_{REF}$ DQ Range in  $V_{REF}$  voltage.
- 10.Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR14 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up to a full range of V<sub>REF</sub> voltage withiin the same V<sub>REF</sub>DQ range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- 14.  $V_{REF}$ \_time\_weak covers all  $V_{REF}$ (DQ) Range and Value change conditions are applied to  $V_{REF}$ \_time\_Short/Middle/Long.



NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Command Bus Training**

## Command Bus Trainging for x16 mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal  $V_{REF}(CA)$  that defaults to a level suitable for un-terminated, low-frequency operation, but the  $V_{REF}(CA)$  must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal  $V_{REF}(CA)$  in the CAdata eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

NOTES: it is up to the system designer to determine what constitutes "low-frequency" and "high-frequency" based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s).

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for VREF(CA) are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.



- 1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
- 2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.
  - A status of DQS,  $\overline{DQS}$ , DQ and DMI are as follows, and DQ ODT state of DQS,  $\overline{DQS}$ , DQ and DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except output pins.
- DQS[0], DQS[0] become input pins for capturing DQ[6:0] levels by its toggling.
- DQ[5:0] become input pins for setting VREF(CA) Level.
- DQ[6] becomes a input pin for setting VREF (CA) Range.
- DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
- DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
- DQS[1], DQS[1], DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.
- 3. At time tCAENT later, LPDDR4 SDRAM can accept to change its VFREF(ca) Range and Value using input signals of DQS[0], DQS[0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in the following table. At least one VREFCA setting is required before proceed to next training steps.

## Mapping of MR12 OP Code and DQ Numbers

	Mapping						
MR12 OP Code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

- 4. The new VREF(CA) value must "settle" for time tVREF\_LONG before attempting to latch CA information.
- 5. To verify that the receiver has the correct V<sub>REF</sub>(CA) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 6. To exit Command Bus Training mode, drive CKE HIGH, and after time tVREF\_LONG issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0<sub>B</sub>. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## Training Sequence for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters.
- 3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- 5. Perform Command Bus Training (VREFCA, CS, and CA).
- 6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 7. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

## Training Sequence for multi-rank systems

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
- Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters.
- Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
- 4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
- 6. Perform Command Bus Training on the terminating rank (VREFCA, CS, and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
- 9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
- 10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
- 11. Perform Command Bus Training on the non-terminating rank (VREFCA, CS, and CA).
- 12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
- 13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV


## Relation between CA input pin DQ output pin.

### Mapping of CA Input pin and DQ Output pin.

	Mapping							
CA Number	CA5	CA5 CA4 CA3 CA2 CA1 CA0						
DQ Number	DQ13	DQ13 DQ12 DQ11 DQ10 DQ9 DQ8						

## Timing Diagram

The basic Timing diagrams of Command Bus Training are shown in the following figures.




# Entering Command Bus Training Mode and CA Training Pattern Input and Output with $V_{REF}CA$ Value Update

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS/DQS due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ[6:0] signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca\_Long.
- 5. tVREF\_LONG may be reduced to tVREF\_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV




### Consecutive V<sub>REF</sub>CA Value Update

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS\_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals.
  - The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca\_Long.
- 5. tVREF\_LONG may be reduced to tVREF\_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV



### **Exiting Command Bus Training Mode with Valid Command**

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high.


  When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).

  Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency.
  - Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



## **Exiting Command Bus Training Mode with Power Down Entry**

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
  - Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



**Command Bus Training AC Timing Table** 

		Min/	Data Rate		
Parameter	Symbol		533/1066/1600/2133/2667/	Unit	Notes
		Max	3200/3733/4267		
Command Bus Training Timing					
Valid Clock Requirement	+CKELCK	N 4:	manufaca EnCV	+CI/	
after CKE Input low	tCKELCK	Min	max(5ns, 5nCK)	tCK	
Data Setup for V <sub>REF</sub> Training Mode	tDStrain	Min	2	ns	
Data Hold forV <sub>REF</sub> Training Mode	tDHtrain	Min	2	ns	
Asynchronous Data Read	tADR	Max	20	ns	
CA Bus Training Command	+CACD	Min	D11/+ 4 DD /+CK)	+CV	2
to CA Bus Training Command Delay	tCACD	IVIIII	RU(tADR/tCK)	tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10	ns	1
First CA Bus Training	+CAENT	Min	250	20	
Command Following CKE Low	tCAENT	Min	250	ns	2 1 3 3 3 3
V <sub>REF</sub> Step Time – multiple steps	tV <sub>REF</sub> CA_LONG	Max	250	ns	
V <sub>REF</sub> Step Time – one step	tV <sub>REF</sub> CA_SHORT	Max	80	ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Minimum delay from	+CC V	N 4:	2	+CI/	
CS to DQS toggle in command bus training	tCS_V <sub>REF</sub>	Min	2	tCK	
Minimum delay from	tCKEHDQS		10	20	
CKE High to Strobe High Impedance	ICKENDQS		10	ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	max(1.75ns, 3nCK)	tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5	ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20	ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20	ns	
Full Common of Due Trefining Adams	tXCBT_Short	Min	max(5nCK, 200ns)	-	3
Exit Command Bus Training Mode	tXCBT_Middle	Min	max(5nCK, 200ns)	-	3
to next vaild command delay	tXCBT_Long	Min	max(5nCK, 250ns)	-	3

- 1. DQS has to retain a low level during tDQSCKE period, as well as  $\overline{\mbox{DQS}}$  has to retain a high level.
- 2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
- 3. Exit Command Bus Training Mode to next valid command delay Time depends on value of V<sub>REF</sub>(CA) setting: MR12 OP[5:0] and V<sub>REF</sub>(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping. Additionally exit Command Bus Training Mode to next valid command delay Time may affect V<sub>REF</sub>(DQ) setting. Settling time of V<sub>REF</sub>(DQ) level is same as V<sub>REF</sub>(CA) level.



## Command Bus Trainging for Byte (x8) mode

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(ca) that defaults to a level suitable for un-terminated, lowfrequency operation, but the VREF(ca) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training methodology described here centers the internal VREF(ca) in the CAdata eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training methodology described here uses a minimum of external commands to enter, train, and exit the Command Bus Training methodology.

NOTES: it is up to the system designer to determine what constitutes "low-frequency" and "high-frequency" based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The Byte mode LPDDR4-SDRAM (x8 2ch.) is supported two Command Bus Training (CBT) modes and their feature is as follows.

Mode1: DQ[6:0] only uses as output and VrefCA input procedure removes from CBT function of x16 2ch. device.

Mode2: The status (Input or Output) of DQ[6:0] is controlled by DQ[7] pin.

Above-mentioned CBT mode is selected by MRx [OPy].

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s). See the ODT section for more information.

The corresponding DQ pins in this definition depends on the package configuration. DQ0 becomes DQ8 in some cases, as well as DQ1 to DQ6.



NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## **Training Mode 1**

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in unterminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits including MR12 OP[6:0] (VREF(CA) Range and Setting) for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training.

- 1. To set MRx OP[y] = 0: CBT Training Mode 1
- 2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
- 3. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.
  A status of DQS, DQS, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.
- 4. At time tCAENT later, LPDDR4 SDRAM can accept to input CA training pattern via CA bus.
- 5. To verify that the receiver has the correct VREF(ca) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 6. To exit Command Bus Training mode, drive CKE HIGH, and after time tXCBT issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be in a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.



## Training Sequence of mode 1 for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

- Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters including VREF(CA) Range and Setting.
- 3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- 5. Perform Command Bus Training (CS, and CA).
- 6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 7. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

Note: Repeat steps 1 through 2 (Table- Timing constraints for Same bank: DQ ODT is Enabled) until the proper VREFCA level is established.

#### Command Bus Training Steps.

Step	1	2	3(1)	4(2)
Mode	Normal	CBT	Normal	CBT
Operation Frequency	Low	High	Low	High
FSP-OP	0	1	0	1
FSP-WR	1	1	1	1
		Training Pattern Input		Training Pattern Input
Operation	VREFCA Range/Value	then comparison	VREFCA Range/Value	then comparison
Operation	Setting via MRW	between output Data	Setting via MRW	between output Data
		and expected data.		and expected data.



## Training Sequence of mode 1 for multi-rank systems

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters including VREF(CA) Range and Setting.
- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
- 4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the highfrequency operating point.
- 6. Perform Command Bus Training on the terminating rank (CS, and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
- Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
- 9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
- 10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
- 11. Perform Command Bus Training on the non-terminating rank (CS, and CA).
- 12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
- 13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the lowfrequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.
- 14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.




# Relation between CA input pin DQ output pin for mode 1

### Mapping of CA Input pin and DQ Output pin.

	Mapping						
CA Number	CA5	CA5 CA4 CA3 CA2 CA1 CA0					
DQ Number	DQ5	DQ5 DQ4 DQ3 DQ2 DQ1 DQ0					

## **Timing Diagram for mode 1**

The basic Timing diagrams of Command Bus Training are shown in the following figures.




## **Entering Command Bus Training Mode and CA Training Pattern Input and Output**

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
- 3. Continue to Drive CK and Hold CA & CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss or floating, ODT\_CA termination will never enable for that die.
- 5. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register.



# LPDDR4 4Gb/8Gb(DDP) SDRAM


4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



### **Exiting Command Bus Training Mode with Valid Command**

- 1. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
  - Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.





## **Exiting Command Bus Training Mode with Power Down Entry**

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS and CA[5:0] must be Deselect (all low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
  - Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



**Command Bus Training AC Timing Table for Mode 1** 

		Min/	Data Rate		
Parameter	Symbol	Max	533/1066/1600/2133/2667/ 3200/3733/4267	Unit	Notes
Command Bus Training Timing					
Clock and Command Valid after CKE Low	tCKELCK	Min	max(7.5ns, 3nCK)	tCK	
Asynchronous Data Read	tADR	Max	20	ns	
CA Bus Training Command	+CACD	D 4:	DITI/FY D.D. (FCK.)	+CI/	2
to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK)	tCK	2
First CA Bus Training	+CA ENIT	Min	350		
Command Following CKE Low	tCAENT	IVIII	250	ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Clock and Command Valid before CKE High	tCKCKEH	Min	2	tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5	ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20	ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20	ns	
Fuit Common d Dua Training Mad-	tXCBT_Short	Min	max(5nCK, 200ns)	-	3
Exit Command Bus Training Mode	tXCBT_Middle	Min	max(5nCK, 200ns)	-	3
to next vaild command delay	tXCBT_Long	Min	max(5nCK, 250ns)	-	3

- 1. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
- 2. Exit Command Bus Training Mode to next valid command delay Time depends on value of V<sub>REF</sub>(CA) setting: MR12 OP[5:0] and V<sub>REF</sub>(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping. Additionally exit Command Bus Training Mode to next valid command delay Time may affect V<sub>REF</sub>(DQ) setting. Settling time of V<sub>REF</sub>(DQ) level is same as V<sub>REF</sub>(CA) level.



## **Training Mode 2**

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in unterminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1<sub>B</sub> (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training. (See note 6 in "MR22 Register Information", example refers to section "Package Block Diagram" for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the PDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for VREFCA are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

- 1. To set MR12 OP[7] = 1: CBT Training Mode 2
- 2. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
- 3. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.
  A status of DQS, DQS, DQ and DMI are as follows, and ODT state of DQS, DQS, DQ and DMI will be followed by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP except when pin is output or transition state.
  - DQS,  $\overline{DQS}$  become input pins for capturing DQ[6:0] levels by its toggling. The ODT for the DQS,  $\overline{DQS}$  is always enabled during CBT Mode 2. The DQS,  $\overline{DQS}$  ODT use the value specified by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP.
  - DQ[5:0] become input pins for setting VREFCA Level during tDStrain + tDQSICYC + tDHtrain period.
  - DQ[5:0] become output pins to feedback its capturing value via command bus by CS signal during tADVW period.
  - DQ[6] becomes a input pin for setting VREFCA Range during tDStrain + tDQSICYC + tDHtrain period.
  - DQ[6] becomes an output pin during tADVW period and the output data is meaningless.
  - DQ[7] becomes an output pin to indicate the meaningful data output by its toggling during tADVW period. The meaningful data is its capturing value via command bus by CS signal. DQ[7] status except tADVW period becomes input or disable, this state is vendor specific, as well as ODT behavior.
  - DMI become Input, output or disable, The DMI state is vendor specific.
- 4. At time tCAENT later, LPDDR4 SDRAM can accept to change its VREFCA Range and Value using input signals of DQS, DQS and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown in following table. At least one VREFCA setting is required before proceed to next training steps.



## Mapping of CA Input pin and DQ Output pin.

	Mapping						
MR12 OP Code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

- 5. The new VREFCA value must "settle" for time tVREF LONG before attempting to latch CA information.
- 6. To verify that the receiver has the correct VREFCA setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 7. Command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may executed from IDLE or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

## Training Sequence of mode 2 for single-rank systems

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
- 2. Write FSP-WR[y] registers for all channels to set up high-frequency operating parameters.
- 3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 4. Drive CKE LOW, then change CK frequency to the high-frequency operating point.
- 5. Perform Command Bus Training (VREFCA, CS, and CA).
- 6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 7. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.



## Training Sequence of mode 2 for multi-rank systems

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency Set Point 'x' for low frequency operation and Frequency Set Point 'y' for High frequency operation.

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]).
- 2. Write FSP-WR[y] registers for all channels and ranks to set up high frequency operating parameters.
- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
- 4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high frequency operating point.
- 6. Perform Command Bus Training on the terminating rank (VREFCA, CS, and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 8. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH).
- 10. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high frequency operating point.
- 11. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y].
- 12. Perform Command Bus Training on the non-terminating rank (VREFCA, CS, and CA).
- 13. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.
- 14. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands to exit Command Bus Training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 15. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

8Gb: NT6AN256T32AV



LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV


# Relation between CA input pin DQ output pin for mode 2

Mapping of CA Input pin and DQ Output pin.

	Mapping						
CA Number	CA5	CA4	CA3	CA2	CA1	CA0	
DQ Number	DQ5	DQ5 DQ4 DQ3 DQ2 DQ1 DQ0					

## **Timing Diagram for mode 2**


The basic Timing diagrams of Command Bus Training are shown in the following figures.



# Entering Command Bus Training Mode and CA Training Pattern Input with VrefCA Value Update

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. The DRAM may or may not capture the first rising/falling edge of DQS\_t/c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals.
  - The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFca setting of MR12 temporary, after time tVREFca Long.
- ${\tt 5.~tVREFca\_Long~may~be~reduced~to~tVREFca\_Middle~or~tVREFca\_Short.}$
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA Bus Training mode. If the ODT\_CA pad is bonded to Vss, ODT\_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. non-active FSP programmed in the FSP-OP mode register
- 8. tDStrai+ tDQSICYC + tDHtrain period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.
- 9. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific






#### **CA pattern Input/Output to Vref setting Input**

- 1. The DRAM may or may not capture the first rising/falling edge of DQS\_t/c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals.

  The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its VREFca setting of MR12 temporary, after time tVREFca\_Long.
- 2. tVREFca\_Long may be reduced to tVREFca\_Middle or tVREFca\_Short.
- 3. tDStrain + tDQSICYC + tDHtrain period on DQ7 become Input or disable, this state during CBT Mode 2 is vendor specific.
- 4. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.





#### **Consecutive CA training pattern Input/Output**


#### Notes:

1. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.



# LPDDR4 4Gb/8Gb(DDP) SDRAM


4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



#### **Exiting Command Bus Training Mode**

- 1. CK must meet tCKCKEH before CKE is driven high.
  - When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS and CA[5:0] must be all low tCKCKEH before CKE is driven high.
- 3. CKE must be held low from when CS transitions high to when tCBTRTW is satisfied. Exiting CBT mode is prohibited during this period.
- 4. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]).
  - Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 5. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 6. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.
- 7. DMI become Input, output or disable, The DMI state during CBT Mode 2 is vendor specific.





#### **DQS ODT Timing during Command Bus Training Mode 2**

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 3. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e non-active FSP programmed in the FSP-OP mode register.
- 4. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 5. CS and CA[5:0] must be all low tCKCKEH before CKE is driven high.
- 6. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



# **Command Bus Training AC Timing Table for Mode 2**

		D.4: /	Data Rate		
Parameter	Symbol	Min/	533/1066/1600/2133/2667/	Unit	Notes
		Max	3200/3733/4267		
Command Bus Training Timing					
Clock and Command Valid after CKE Low	tCKELCK	Min	max(5ns, 5nCK)	tCK	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))	-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))	-	
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10	ns	1
First CA Bus Training	+CA ENIT	N 4:	250		
Command Following CKE Low	tCAENT	Min	250	ns	
V <sub>REF</sub> Step Time – Long	tV <sub>REF</sub> CA_LONG	Max	250	ns	2
V <sub>REF</sub> Step Time – Middle	tV <sub>REF</sub> CA_Middle	Max	200	ns	3
V <sub>REF</sub> Step Time – Short	tV <sub>REF</sub> CA_SHORT	Max	100	ns	4
Data Setup for V <sub>REF</sub> Training Mode	tDStrain	Min	2	ns	
Data Hold forV <sub>REF</sub> Training Mode	tDHtrain	Min	2	ns	
A Data Dand Valid Minda	+45)//4/	Min	16	Ns	
Asynchronous Data Read Valid Window	tADVW	Max	80	ns	
	10001010	Min	5	Ns	
DQS Input period at CBT mode	tDQSICYC	Max	100	ns	
Asynchronous Data Read	tADR	Max	20	ns	
DQS high impedance time from CS High	tHZCBT	Min	0		
Assurabusers and Data Dand to DOZ to only	+402007	Min	3		
Asynchronous Data Read to DQ7 toggle	tAD2DQ7	Max	10		
207	10.07511	Min	10		
DQ7sample hold time	tDQ7SH	Max	60		
A consideration of the Decid College Wildelp	+4.DCD/4/	Min	3		
Asynchronous Data Read Pulse Width	tADSPW	Max	10		
Hi-Z to asynchronous VrefCA valid data	tHZ2VREF	Min	Max(10ns, 5nCK)	tCK	
Read to Write Delay at CBT mode	tCBTRTW	Min		ns	
CA Bus Training Command to CA Bus	+CACD	N 4:	May/110na 4nG//		
Training Command Delay	tCACD	Min	Max(110ns, 4nCK)		
Minimum delay from	+CKETIDOC	N/I:n	10	ns	
CKE High to Strobe High Impedance	tCKEHDQS	Min	10	ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	max(1.75ns, 3nCK)	tCK	
ODT turn-on Latency from CKE	tCKELODTon	Max	20	ns	



Parameter	Symbol	Min/ Max	Data Rate 533/1066/1600/2133/2667/ 3200/3733/4267	Unit	Notes
Command Bus Training Timing					
ODT turn-off Latency from CKE for ODT_CA	tCKELODToff	Max	20	ns	
ODT turn-off Latency from CKE for ODT_DQ and DQS	tCKEHODToff	Max	20	ns	
ODT_DQ turn-off Latency from CS high during CB Training	tODToffCBT	Max	20	ns	
ODT_DQ turn-on Latencyfrom the end of Valid Data out	tODTonCBT	Max	Max(10ns, 5nCK)	-	
	tXCBT_Short	Min	max(5nCK, 200ns)	-	5
Exit Command Bus Training Mode	tXCBT_Middle	Min	max(5nCK, 200ns)	-	5
to next vaild command delay	tXCBT_Long	Min	max(5nCK, 250ns)	-	5

#### Notes:

- 1. DQS has to retain a low level during tDQSCKE period, as well as  $\overline{DQS}$  has to retain a high level.
- 2. VREFCA\_Long is the time including up to VREFmin to VREFmax or VREFmax to VREFmin change across the VREFDQ Range in VREF voltage.
- 3. VREF\_Middle is at least 2 stepsizes increment/decrement change within the same VREFDQ range in VREF voltage.
- 4. VREF\_Short is for a single stepsize increment/decrement change in VREF voltage.
- 5. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table 'tFC value mapping'.

Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ)

level is same as VREF(CA) level.



**NTC Proprietary Level: Property** 

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Frequency Set Point**

Frequency Set-Points allow the LPDDR4-SDRAM CA Bus to be switched between two differing operating frequencies, with changes in voltage swings and termination values, without ever being in an un-trained state which could result in a loss of communication to the DRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for an alternate Frequency Set-Point without affecting the LPDDR4-SDRAM's current operation. Once all necessary parameters have been written to the alternate Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.



#### Mode Register Function with two physical registers

Parameters which have two physical registers controlled by FSP-WR and FSP-OP include:

MR#	Operand	Function	Notes
	OP[2]	WR-PRE (WR Pre-amble Length)	
MD1	OP[3]	RD-PRE (RD Pre-amble Type)	1
MR1	OP[6:4]	nWR (Write-Recovery for Auto-Pre-charge commands)	1
	OP[7]	PST (RD Post-Amble Length)	
	OP[2:0]	RL (Read latency)	
MR2	OP[5:3]	WL (Write latency)	
	OP[6]	WLS (Write Latency Set)	
	OP[0]	PU-Cal (Pull-up Calibration Point)	2
	OP[1]	WR PST(WR Post-Amble Length)	
MR3	OP[5:3]	PDDS (Pull-Down Drive Strength)	
	OP[6]	DBI-RD (DBI-Read Enable)	
	OP[7]	DBI-WR (DBI-Write Enable)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
IVIKII	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
MD12	OP[5:0]	VREF(ca) (VREF(ca) Setting)	
MR12	OP[6]	VR-CA (VREF(ca) Range)	
MR14	OP[5:0]	VREF(dq) (VREF(dq) Setting)	
IVIK14	OP[6]	VR(dq) (VREF(dq) Range)	
	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
MR22	OP[3]	ODTE-CK (CK ODT enabled for nonterminating rank)	
IVIKZZ	OP[4]	ODTE-CS (CS d for non terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	_

#### Notes:

- Supporting the two physical registers for Burst Length: MR1 OP[1:0] is optional.
   Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.
- 2. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.

See Mode Register Definition for more details.



#### Relation between MR Setting and DRAM Operation

The following table shows how the two mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.


Function	MR# & Operand	Data	Operation	Notes					
			Data write to Mode Register N for FSP-OP[0]						
		O (Default)	by MRW Command						
		0 (Default)	Data read from Mode Register N for FSP-OP[0] by MRR						
ECD W/D	MD12 OD[C]		Command.						
FSP-WR	MR13 OP[6]		Data write to Mode Register N for FSP-OP[1]	1					
		1	by MRW Command.						
			Data read from Mode Register N for FSP-OP[1] by MRR						
			Command.						
		O (Default)	DRAM operates with Mode Register N for FSP-OP[0]						
FSP-OP	MD12 OD[7]	0 (Default)	setting.	2					
r3r-UP	MR13 OP[7]	1	DRAM operates with Mode Register N for FSP-OP[1]	2					
		1	setting.						

- 1. FSP-WR stands for Frequency Set Point Write/Read.
- 2. FSP-OP stands for Frequency Set Point Operating Point.



# Frequency set point update Timing

The Frequency set point update timing is shown in following figure. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into VREF Fast Response (high current) mode at the same time. After Frequency change time(tFC) is satisfied. VRCG can be changed into Normal Operation mode via MR13 OP[3].



#### **Frequency Set Point Switching Timing**

#### Notes:

1. The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation.

For more information, refer to Section 4.49 Input Clock Stop and Frequency Change.

#### **AC Timing Table**

Parameter	Symbol	Min/ Max	Data Rate 533/1066/1600/2133/2667/ 3200/3733/4267	Unit	Notes
Frequency Set Point parameters					
	tFC_Short	Min	200	ns	1
Frequency Set Point Switching Time	tFC_Middle	Min	200	ns	1
	tFC_Long	Min	250	ns	1
Valid Clock Requirement after Entering FSP Change	tCKFSPE	Min	max(7.5ns, 4nCK)	-	
Valid Clock Requirement before 1st Valid Command after FSP change	tCKFSPX	Min	max(7.5ns, 4nCK)	-	

NOTE1. Frequency Set Point Switching Time depends on value of Vref(ca) setting: MR12 OP[5:0] and Vref(ca) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in following table.

#### tFC value mapping

Additionally change of Frequency Set Point may affect Vref(dq) setting. Settling time of Vref(dq) level is same as Vref(ca) level.

		Step Size	Range			
Application From		То	From	То		
	FSP -OP0	FSP-OP1	FSP -OP0	FSP-OP1		
tFC_Short	Base	A single step size increment/decrement	Base	No Change		
tFC_Middle	Base	Two or more step size increment/decrement	Base	No Change		
tFC_Long	-	-	Base	Change		

NOTE1. As well as change from FSP-OP1 to FSP-OP0.

#### tFC value mapping example


The following table provides an example of tFC value mapping when FSP-OP moves from OP0 to OP1.

Case	From/To	FSP-OP: MR13 OP[7]	VREF(ca) Setting: MR12: OP[5:0]	VREF(ca) Range: MR12 OP[6]	Application	Notes	
1	From	0	001100	0			
1 To		1	001101	tFC_Short	1		
2	From	0	001100	0	+FC Middle	2	
2 To		1	1 001110 0		tFC_Middle	2	
2	From	0	Don't Care	0	AFC Lana	2	
3	То	1	Don't Care	1	tFC_Long	3	

- 1. A single step size increment/decrement for  $V_{REF}(CA)$  Setting Value.
- 2. Two or more step size increment/decrement for  $V_{REF}(CA)$  Setting Value.
- 3.  $V_{REF}(CA)$  Range is changed. In tis case changing  $V_{REF}(CA)$  Setting doesn't affect tFC value.




The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in un-terminated, low-frequency environments. To enable the LPDDR4-SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set-Point. See the section Command Bus Training for more details on this training mode.



**Training Two Frequency Set-Points** 




Once both Frequency Set-Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC.



**Switching Between Two Trained Frequency Set-Points** 

Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the Vref-CA calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP.



**Switching to a Third Trained Frequency Set-Point** 

NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# Mode Reister Write-WR Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS/DQS signal pair.

All data bits (DQ[7:0] for DQS/DQS[0], and DQ[15:8] for DQS/DQS [1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tDQSL and tDQSH in the application, the value of tDQSS may have to be better than the limits provided in the Write AC Timing Table¹ in order to satisfy the tDSS and tDSH specifications. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.


Write Leveling should be performed before Write Training (DQS2DQ Training).

NOTE1. As of publication of this document, under discussion by the formulating committee.


#### Write Leveling Procedure

- 1. Enter into Write-leveling mode by setting MR2-OP[7]=1.
- 2. Once entered into Write-leveling mode, DQS must be driven LOW and DQS HIGH after a delay of tWLDQSEN.
- 3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller dependent.
- 4. DRAM may or may not capture first rising edge of DQS due to an unstable first risign edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode. The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
- 5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS and/or DQS delay settings.
- 6. Repeat step 4 through step 5 until the proper DQS/DQS delay is established.
- 7. Exit from Write-leveling mode by setting MR2-OP[7]=0.

A Write Leveling timing example is shown in figure below.



Write Leveling Timing, tDQSL(max)




Write Leveling Timing, tDQSL(min)



# **Input Clock Frequency Stop and Change**

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during Write Leveling mode.

The Frequency stop or change timing is shown in following figure.



#### Notes:

- 1. CK is held LOW and  $\overline{\mbox{CK}}$  is held HIGH during clock stop.
- 2. CS shall be held LOW during clock clock stop.

#### **Write Leveling Timing Parameters**

Parameter	Symbol	Min/ Max	Value	Unit	Notes
DQS/ <del>DQS</del> delay		Min	20		
after write leveling mode is programmed	tWLDQSEN	Max	-	tCK	
Muita agasashla fag Muita Lavalina	+\A/ \A/ DDF	Min	20	+CI/	
Write preamble for Write Leveling	tWLWPRE	Max	-	tCK	
First DQS/ <del>DQS</del> edge	tWLMRD	Min	40	+CV	
after write leveling mode is programmed	LVVLIVIKD	Max	-	tCK	
Mirita lovaling output dalay	tWLO	Min	0	nc	
Write leveling output delay	twLO	Max	20	ns	
Made register set command delay	tMRD	Min	max(14ns, 10nCK)		
Mode register set command delay	LIVIKD	Max	-	ns	
Valid Clark Deguirement hafara DOS Taggla	+CNDDDQ0	Min	max(7.5ns, 4nCK)		
Valid Clock Requirement before DQS Toggle	tCKPRDQS	Max	-	_	
Valid Clark Daguirament ofter DOS Taggle	+CVDCTDOC	Min	max(7.5ns, 4nCK)		
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	Max	-	_	



# Write Leveling Setup and Hold Time


Parameter	Cumbal	Min/		Unit					
Parameter	Symbol	Max	1600	2400	3200	3733	4267	Oilit	
Write Leveling Parameters									
Write leveling hold time	tWLH	Min	150	100	75	60	50	ps	
Write leveling setup time	tWLS	Min	150	100	75	60	50	ps	
Write leveling input valid window	tWLIVW	Min	240	160	120	100	90	ps	

#### Notes:

- 1. In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
- 2. tWLIVW is defined in a similar manner to tdIVW\_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.

The DQS input mask for timing with respect to CK is shown in following figure. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

#### DQS/DQS and CK/CK at DRAM Latch



DQS/DQS to CK/CK timings at the DRAM pins referenced from the internal latch

#### **RD DQ Calibration**

#### RD DQ Calibration for x16 mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

#### **RD DQ Calibration Training Procedure**

The procedure for executing RD DQ Calibration is:


- Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1).
  - Optionally this step could be skipped to use the default patterns
    - MR32 default = 5Ah
    - MR40 default = 3Ch
    - MR15 default = 55h
    - MR20 default = 55h
- •Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command.
  - Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
  - The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
  - Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
  - The MPC-1 [RD DQ Calibration] command can be issued every tCCD seamlessly, and tRTRRD delay is required between Array Read command and the MPC-1 [RD DQ Calibration] command as well the delay required between the MPC-1 [RD DQ Calibration] command and an array read.
  - The operands received with the CAS-2 command must be driven LOW.
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.

#### **Invert Mask Assignments**

DQ Pin	0	1	2	3	DMI0	4	5	6	7
MR15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR20 bit	0	1	2	3	N/A	4	5	6	7






#### DQ Read Training Timing: Read to Read DQ Calibration

#### Notes:

- 1. Read-1 to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.

  Timing from Read-1 to MPC [RD DQ Calibration] command is tRTRRD.
- 2. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
- 3. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read

- 1. MPC [RD DQ Calibration] to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing.
- 2. MPC [RD DQ Calibration] to Read-1 Operation is shown as an example of command-to-command timing.
- 3. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
- 4. Seamless MPC [RD DQ Calibration] commands may be executed by repeating the command every tCCD time.
- 5. Timing from MPC [RD DQ Calibration] command to Read-1 is tRTRRD.
- 6. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
- 7. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### **DQ Read Training Example**

An example of DQ Read Training output is shown in table below. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- -MR40 = 59H
- -MR15 = 55H
- -MR20 = 55H

#### **DQ Read Calibration Bit Ordering and Inversion Example**

<b>5</b> .								Bi	t Sequ	ence	$\rightarrow$						
Pin	Invert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

- 1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111 ->.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
- 3. DMI [1:0] outputs status follows table.


#### MR Setting vs. DMI Status

DM Function	Write DBIdc Function	Read DBIdc Function	DMI Status
MR13 OP[5]	MR3 OP[7]	MR3 OP[6]	
1: Disable	0: Disable	0: Disable	Hi-Z
1: Disable	1: Enable	0: Disable	The data pattern is transmitted
1: Disable	0: Disable	1: Enable	The data pattern is transmitted
1: Disable	1: Enable	1: Enable	The data pattern is transmitted
0: Enable	0: Disable	0: Disable	The data pattern is transmitted
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

<sup>4.</sup> No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3-OP[6].

#### MPC of Read DQ Calibration after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the MPC of Read DQ Calibration command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the Read DQ data in MR32 and MR40 data path after exit from standby, power-down mode.



MPC Read DQ Calibration Following Power-Down State

### RD DQ Calibration for Byte (x8) mode

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 8-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC-1 [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[7:0] and DMI[0]. The pattern can be inverted on selected DQ pins according to userdefined invert masks written to MR15 and MR20.

#### **RD DQ Calibration Training Procedure**

Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits),

MR15 (eight-bit invert mask for byte 0 : DQ[7:0] ) and MR20 (eight-bit invert mask for byte 1 : DQ[15:8] )

- Optionally this step could be skipped to use the default patterns
  - MR32 default = 5Ah
  - MR40 default = 3Ch
  - MR15 default = 55h
  - MR20 default = 55h
- · Issue an MPC-1 [RD DQ Calibration] command followed immediately by a CAS-2 command
- Each time an MPC-1 [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table 'Invert Mask Assignments').
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly, and can be issued seamlessly with array Read commands.
- The operands received with the CAS-2 command must be driven LOW.
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high.

#### **Invert Mask Assignments**

DQ Pin	0	1	2	3	DMI0	4	5	6	7
MR 15 bit	0	1	2	3	N/A	4	5	6	7

DQ Pin	8	9	10	11	DMI1	12	13	14	15
MR 20 bit	0	1	2	3	N/A	4	5	6	7

#### **DQ Read Training Example**

An example of DQ Read Training output is shown in table below. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- -MR40 = 59H
- -MR15 = 55H
- -MR20 = 55H

#### **DQ Read Calibration Bit Ordering and Inversion Example**

5.								Bi	t Sequ	ence	$\rightarrow$						
Pin	Invert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
(DQ8)	163	1	U	1	U	U	1	1	U	1	1	1	U	U	U	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
(DQ9)	140	U	1	U	1	1	U	U	1	U	Ü	Ü	1	1	1	U	
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
(DQ10)	103	_	O	_		O	1	1	O	_	_	_	0	Ů	0	_	_
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
(DQ11)			_		_	_			-		Ů	Ů		_			
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
(DQ12)	. 63				Ů									Ů			_
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
(DQ13)																	
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
(DQ14)	. 63				Ů									Ů			_
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
(DQ15)	110		_		_	_		Ŭ	•		Ŭ	Ŭ	_	_	_		

- 1. The patterns contained in MR32 and MR40 are transmitted on lower byte select: DQ[7:0] or upper byte select: DQ[15:8], DMI[0] or DMI[1] when RD DQ Calibration is initiated via a MPC-1 [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 for more information. Data is never inverted on the DMI[0] pins.
- 3. The data pattern is not transmitted on the DMI[0] or DMI[1] pins if DBI-RD is disabled via MR3 OP[6].
- 4. No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3 OP[6].

NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# DQS-DQ Training

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See "Multi Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

**NTC Proprietary Level: Property** 

LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ

Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

#### FIFO Pointer Reset and Synchronism

The Read and Write DQ FIFO pointers are reset under the following conditions:

- Power-up initialization
- RESET asserted
- Power-down entry
- · Self Refresh Power-Down entry

The MPC [Write DQ FIFO] command advances the WR-FIFO pointer, and the MPC [Read DQ FIFO] advances the RD-FIFO pointer. Also any normal (non-FIFO) Read Operation (RD, RDA) advances both

WR-FIFO pointer and RD-FIFO pointer. Issuing (non-FIFO) Read Operation command is inhibited during Write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

$$\cdot b = a + (n \times c)$$

Where:

'a' is the number of MPC [Write DQ FIFO] commands

'b' is the number of MPC [Read DQ FIFO] commands


'c' is the FIFO depth (=5 for LPDDR4)

'n' is a positive integer,  $\geq 0$ 



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



#### Write to MPC [Write FIFO] Operation Timing

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.
- 3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command.
- 5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.

  The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing
  - FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.
- 8. BL = 16, Write Postamble = 0.5nCK
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.

TIME BREAK



CS

COMMAND

DQS o

DQS t

Valid Valid

Don't Care

Don't Care

)

tDOS2DC

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

tDOSO -

8Gb: NT6AN256T32AV Tb2 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Td0 **》** DES DES ∦DES X DES X DES X DES X PÈS X DES X DES NDES DES DES (DES) BL/2 + 1 Clock tCCD = 8 tDQSCK

Hi-Z/Don't Care

Hi-Z/Don't Care


MPC [Write FIFO] to MPC [Read FIFO] Timing

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [WR-FIFO] to MPC [RD-FIFO] is shown as an example of command-to-command timing for MPC. Timing from MPC [WR-FIFO] to MPC [RD-FIFO] is specified in the command-to-command timing table.
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
- 8. BL = 16, Write Postamble = 0.5nCK, Read Preamble: Toggle, Read Postamble: 0.5nCK
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



#### MPC [Read FIFO] to Read Timing

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC [RD-FIFO] command to Read is tRTRRD.
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer helpavior.
- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
- 8. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.



tODToff.Max

TIME BREAK


DON'T CARE

T0 Ta1 Ta2 Ta3 Ta4 Ta5 Ta6 Ta7 Ta8 Tb0 Tb1 Tb2 CS Valid Valid Valid COMMAND X des X des X des DES X DES X DES WR FIFO CAS-2 WDQS off WDQS\_on tDQSS tWPST **tWPRE** DQS\_c Don't Care DQS t + IDQS2DQ DQ Don't Care Don't Care DMI ODTLon tODTon.Max tODTon.Min ODT Hi-Z ODT On Transition ODT Hi-Z DRAM RTT Transition ODTLoff tODToff.Min

#### MPC [Write FIFO] with DQ ODT Timing

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [WR-FIFO] uses the same command-to-data/ODT timing relationship (WL, tDQSS, tDQS2DQ, ODTLon, ODTLoff, tODTon, tODToff) as a Write-1 command.
- 3. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 4. BL = 16, Write Postamble = 0.5nCK
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.





#### Power Down Exit to MPC [Write FIFO] Timing

#### Notes:

- 1. Any commands except MPC WR FIFO and other exception commands defined other section in this document (i.e. MPC Read DQ Cal).
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### MPC [Write FIFO] AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes				
MPC Write FIFO Timing									
Additional time after tXP has expired until	+NADCIA/D	Min	+DCD + 2×CV						
MPC [Write FIFO] command may be issued	tMPCWR	Min	tRCD + 3nCK						

#### **DQS Interval Oscillator**

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to re-train, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

# DQS Oscillator Granularity Error = $\frac{2 * (DQS delay)}{Run Time}$

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

DQS Oscillator Accuracy = 1 - Granularity Error - Matching Error

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV

Example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

DQS Oscillator Granularity Error = 
$$\frac{2*(0.8ns)}{100ns}$$
 = 1.6%

This equates to a granularity timing error of 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy = 1- 
$$\frac{12.8 + 5.5}{800}$$
 = 97.7%

Example: Running the DQS Oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

DQS Oscillator Granularity Error = 
$$\frac{2*(0.8ns)}{500ns}$$
 = 0.32%

This equates to a granularity timing error or 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy = 1- 
$$\frac{2.56 + 5.5}{800}$$
 = 99.0%

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the "run time," determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value (=2^16) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest "run time" for the oscillator that will not overflow the counter registers can be calculated as follows:


Longest Run Time Interval =  $2^{16} * tDQS2DQ(min) = 2^{16} * 0.2ns = 13.1us$ 

## Interval Oscillator matching error

The interval oscillator matching error is defined as the difference between the DQS training ckt(interval oscillator) and the actual DQS clock tree across voltage and temperature.

#### · Parameters:

- tDQS2DQ: Actual DQS clock tree delay
- tDQSOSC: Training ckt(interval oscillator) delay
- OSCOffset: Average delay difference over voltage and temp.
- OSCMatch: DQS oscillator matching error



Interval oscillator offset OSCoffset

• OSC<sub>Match</sub>:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

• tDQSosc:

$$tDQS_{OSC(V,T)} = \frac{Runtime}{2 * Count}$$



# LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

#### **DQS Oscillator Matching Error Specification**

Parameter	Symbol	Min	Max	Unit	Notes
DQS Oscillator Matching Error	OSC <sub>Match</sub>	-20	20	ps	1,2,3,4,5,6,7
DQS Oscillator Offset	OSC <sub>offset</sub>	-100	100	ps	2,4,7

#### Notes:

- 1. The OSC<sub>Match</sub> is the matching error per between the actual DQS and DQS interval oscillator over voltage and temp.
- 2. This parameter will be characterized or guaranteed by design.
- 3. The OSC<sub>Match</sub> is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where  $tDQS2DQ_{(V,T)}$  and  $tDQS_{OSC(V,T)}$  are determined over the same voltage and temp conditions.


4. The runtime of the oscillator must be at least 200ns for determining tDQSosc(V,T)

$$tDQS_{OSC(V,T)} = \frac{Runtime}{2 * Count}$$

- 5. The input stimulus for tDQS2DQ will be consistent over voltage and temp conditions.
- 6. The OSCoffset is the average difference of the endpoints across voltage and temp.
- 7. These parameters are defined per channel.
- 8. tDQS2DQ(V,T) delay will be the average of DQS to DQ delay over the runtime period.

# **DQS Interval Oscillator Readout Timing**


OSC Stop to its counting value readout timing is shown in figure below.



#### In case of DQS Interval Oscillator is stopped by MPC Command

#### Notes:

- 1. DQS interval timer run time setting: MR23 OP[7:0] = 00000000
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### In case of DQS Interval Oscillator is stopped by DQS interval timer

#### Notes:

- 1. DQS interval timer run time setting : MR23  $OP[7:0] \neq 000000000$
- 2. Setting counts of MR23
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### **DQS Interval Oscillator AC Timing**

Parameter	Symbol	Min/ Max	Value	Unit	Notes
Delay time from OSC stop to Mode Register Readout	tOSCO	Min	Max(40ns,8nCK)	ns	

#### Notes

1. Start DQS OSC command is prohibited until tOSCO(Min) is satisfied.

# **READ Preamble Training**

LPDDR4 READ Preamble Training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. Once READ Preamble Training is enabled by MR13[OP1] = 1, the LPDDR4 DRAM will drive DQS LOW,  $\overline{DQS}$  HIGH within tSDO and remain at these levels until an MPC DQ READ Calibration command is issued.


During READ Preamble Training the DQS preamble provided during normal operation will not be driven by the DRAM. Once the MPC DQ READ Calibration command is issued, the DRAM will drive DQS/DQS and DQ like a normal READ burst after RL and tDQSCK. Prior to the MPC DQ READ Calibration command, the DRAM may or may not drive DQ[15:0] in this mode.

While in READ Preamble Training Mode, only READ DQ Calibration commands may be issued.

- •Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command.
  - Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
  - The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
  - Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
  - This command can be issued every tCCD seamlessly.
  - The operands received with the CAS-2 command must be driven LOW.

READ Preamble Training is exited within tSDO after setting MR13[OP1] = 0.

LPDDR4 supports the READ Preamble Training as optional feature. Refer to vendor specific datasheets.



#### **Read Preamble Training**

#### Notes:

1. Read DQ Calibration supports only BL16 operation

#### **Timing Parameters**

Parameter	Symbol	Min	Max	Unit	Notes
Delay from MRW command to DQS Driven Out	tSDO	-	Max(12nCK, 20ns)	1	

NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Multi-Purpose Command (MPC)**

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW.

The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC-1 commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DQS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration



# **MPC Command Definition**

CDDAM	SDR Command Pins			SDR CA Pins					CV		
SDRAM	CI	KE	CC	CAO	CA1	CAR	CAR	CAA	CAE	CK EDGE	Notes
Command	CK(n-1)	CK(n)	CS	CA0	CA1	CA2	CA3	CA4	CA5	EDGE	
MPC	11	11	Н	L	L	L	L	L	OP6	R1	1 2
(Train, NOP)	Н	H	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1, 2


# MPC Command Definition for OP[6:0]

Function	Operand	Data	Notes
Function	Operand	OXXXXXX <sub>B</sub> : NOP  1000001 <sub>B</sub> : RD FIFO: RD FIFO supports only BL16 operation  1000011 <sub>B</sub> : RD DQ Calibration (MR32/MR40)  1000101 <sub>B</sub> : RFU  1000111 <sub>B</sub> : WR FIFO: WR FIFO supports only BL16 operation	Notes
Training Modes	OP[6:0]	1001001 <sub>B</sub> : RFU  1001011 <sub>B</sub> : Start DQS Osc  1001101 <sub>B</sub> : Stop DQS Osc  1001111 <sub>B</sub> : ZQCal Start  1010001 <sub>B</sub> : ZQCal Latch All Others: Reserved	1, 2, 3

- 1. See command truth table for more information.
- 2. MPC commands for Read or Write training operations must be immediately followed by CAS-2 command consecutively without any other commands in-between. MPC command must be issued first before issuing the CAS-2 command.
- 3. Write FIFO and Read FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].

LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV




### MPC [WRITE FIFO] Operation: tWPRE=2nCK, tWPST=0.5nCK

### Notes:

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.
- 3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command.
- 5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data.

  The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. To avoid corrupting the FIFO contents, MPC-1 [RD-FIFO] must immediately follow MPC-1 [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.

See Write Training session for more information on FIFO pointer behavior.



### MPC [RD FIFO] Read Operation:


# tWPRE=2nCK, tWPST=0.5nCK, tRPRE=toggling, tRPST=1.5nCK

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC-1 [WR-FIFO] is two write-1 two write
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.



LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



MPC [RD FIFO] Operation: tRPRE=toggling, tRPST=1.5nCK

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC-1 [RD-FIFO] command to Read is tRTRRD.
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.



**Timing Constraints for Training Commands** 

Previous	Next Command	Minimum Delay	Unit	Notes
Command		,		
	MPC [WR FIFO]	tWRWTR	nCK	1
WR/MWR	MPC [RD FIFO]	Not Allowed	-	2
VVIQIVIVIX	MPC	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCV	
	[RD DQ Calibration]	WL+RO(IDQSS(IIIaX)/ICK) +BL/Z+RO(IWIK/ICK)	nCK	
	MPC [WR FIFO]	tRTW		3
DD /MDD	MPC [RD FIFO]	Not Allowed	-	2
RD/MRR	MPC	ADTEDE	n CK	2
	[RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	Not Allowed	-	2
	MPC [WR FIFO]	tCCD	nCK	
MPC	RD/MRR	Not Allowed	-	2
[WR FIFO]	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK) +BL/2+RU(tWTR/tCK)	nCK	
	MPC	Not Allowed		2
	[RD DQ Calibration]			2
	WR/MWR	tRTW	nCK	3
	MPC [WR FIFO]	tRTW	nCK	4
MPC	RD/MRR	trTrrd	nCK	3
[RD FIFO]	MPC [RD FIFO]	tCCD	nCK	
	MPC	107000	CI/	2
	[RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	tRTW	nCK	4
	MPC [WR FIFO]	tRTW	nCK	4
MPC	RD/MRR	tRTRRD	nCK	3
[RD DQ Calibration]	MPC [RD FIFO]	Not Allowed	-	2
	MPC	1000	nCK	
	[RD DQ Calibration]	tCCD		

### Notes:

- 1. tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + max(RU(7.5ns/tCK),8nCK)
- 2. No commands are allowed between MPC [WR FIFO] and MPC-1 [RD FIFO] except MRW commands related to training parameters.
- 3. tRTRRD = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) + max(RU(7.5ns/tCK),8nCK)
- 4. tRTW : In Case of DQ ODT Disable MR11  $OP[2:0] = 000_B$ :

RL + RU(tDQSCK(max)/tCK) + BL/2 - WL + tWPRE + RD(tRPST)

In Case of DQ ODT Enable MR11 OP[2:0]  $\neq$ 000<sub>B</sub>:

RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1



NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Thermal Offset**

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels. This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor datasheet to figure out if the function is supported or not.

# Temperature Sensor

LPDDR4 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR4 devices shall monitor device temperature and update MR4 according to tTSI. Upon assertion of CKE (Low to High transition), the device temperature status bits shall be no older than tTSI. MR4 will be updated even when device is in self refresh state with CKE HIGH.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 'b011. LPDDR4 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller reconfigures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

# TempGradient x (ReadInterval + tTSI + SysRespDelay) ≤ 2°C

### **Temperature Sensor**


Parameter	Symbol	Symbol Max/ Value Min		Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

 $(10^{\circ}\text{C/s}) \text{ x (ReadInterval + 32ms + 1ms)} \leq 2^{\circ}\text{C}$ 

In this case, ReadInterval shall be no greater than 167 ms.





**Temp Sensor Timing** 

# **ZQ** Calibration

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation, and is designed to eliminate any need for coordination between channels (i.e. it allows for channel independence).

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.

A ZQCal Start command may be issued anytime the LPDDR4-SDRAM is not in a power-down state. A ZQCal Latch Command may be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration settings to be updated. The following mode register fields that modify I/O parameters cannot be changed following a ZQCal Start command and before tZQCAL has expired:

- PU-Cal (Pull-up Calibration VOH Point)
- PDDS (Pull Down Drive Strength and Rx Termination)
- DQ-ODT (DQ ODT Value)
- CA-ODT (CA ODT Value)




### **ZQCal Reset**

The ZQCal Reset command resets the output impedance calibration to a default accuracy of +/- 30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to +/- 30% when ZQCal Start and ZQCal Latch commands are not used.

The ZQCal Reset command is executed by writing MR10 OP[0]=1B.

# **ZQCal Timing Parameters**

Parameter	Symbol	Min/Max	Value	Unit
ZQ Calibration Time	tZQCAL	Min	1	us
ZQ Calibration Latch Time	tZQLAT	Min	max(30ns,8nCK)	ns
ZQ Calibration Reset Time	tZQRESET	Min	max(50ns,3nCK)	ns



# **ZQCal Timing**

- 1. Write and Precharge operations shown for illustrative purposes.
  - Any single or multiple valid commands may be executed within the tZQCAL time and prior to latching the results.
- $2. \ Before \ the \ ZQ-Latch \ command \ can \ be \ executed, \ any \ prior \ commands \ utilizing \ the \ DQ \ bus \ must \ have \ completed.$ 
  - Write commands with DQ Termination must be given enough time to turn off the DQ-ODT before issuing the ZQ-Latch command.
  - See the ODT section for ODT timing.

### **Multi-Channel Considerations for Dual Channel Devices**

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

- 1. ZQCal Start commands may be issued to either or both channels.
- 2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
- 3. ZQCal Start commands may be issued to both channels simultaneously.
- 4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
- 5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
- 6. ZQCal Latch commands are required for each channel.
- 7. ZQCal Latch commands may be issued to both channels simultaneously.
- 8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
- 9. ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
- 10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

# **ZQ External Resistor, Tolerance, and Capacitive Loading**

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and V<sub>DDQ</sub>.

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQCal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a n \* 16 wide bus, and no means are available to control the ZQCal separately for each channel (i.e. separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.

# **Pull Up/Pull Down Driver Characteristics and Calibration**

# Pull-down Driver Characteristics, with ZQ Calibration

R <sub>ONPD</sub> ,nom	Resistor	Min	Nom	Max	Unit
40 Ohm	R <sub>ON40PD</sub>	0.9	1	1.1	RZQ/6
48 Ohm	R <sub>ON48PD</sub>	0.9	1	1.1	RZQ/5
60 Ohm	R <sub>ON60PD</sub>	0.9	1	1.1	RZQ/4
80 Ohm	R <sub>ON80PD</sub>	0.9	1	1.1	RZQ/3
120 Ohm	RON120PD	0.9	1	1.1	RZQ/2
240 Ohm	R <sub>ON240PD</sub>	0.9	1	1.1	RZQ/1

### Notes:

1. All value are after ZQ Calibration. Without ZQ Calibration R<sub>ONPD</sub> values are ± 30%.

# Pull-Up Characteristics, with ZQ Calibration

VOH <sub>PU</sub> ,nom	VOH,nom(mV)	Min	Nom	Max	Unit
V <sub>DDQ</sub> /2.5	440	0.9	1	1.1	VOH,nom
V <sub>DDQ</sub> /3	367	0.9	1	1.1	VOH,nom

### Notes:

- 1. All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are ± 30%.
- 2. VOH,nom (mV) values are based on a nominal  $V_{DDQ} = 1.1V$ .

### **Valid Calibration Points**

VOHPU,nom	ODT Value								
	240	120	80	60	48	40			
V <sub>DDQ</sub> /2.5	VALID	VALID	VALID	DNU	DNU	DNU			
V <sub>DDQ</sub> /3	VALID	VALID	VALID	VALID	VALID	VALID			

- 1. Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
- 2. If the VOH(nom) calibration point is changed, then re-calibration is required.
- 3. DNU = Do Not Use




# On Die Termination for Command/Address Bus

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the SDRAM to turn on/off termination resistance for CK,  $\overline{\text{CK}}$ , CS and CA[5:0] signals without the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting.

A simple functional representation of the DRAM ODT feature is shown in following figure.



**Functional Representation of CA ODT** 



# **ODT Mode Register and ODT State Table**

ODT termination values are set and enabled via MR11. The CA bus (CK, CK, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK,  $\overline{\text{CK}}$ , CS and CA[5:0] signals. The CA ODT of the device is designed to enable one rank to terminate the entire command bus in a multirank system, so only one termination load will be present even if multiple devices are sharing the command signals. For this reason, CA ODT remains on even when the device is in the power-down or self-refresh power-down states.

The die has a bond-pad (ODT\_CA) for multirank operations. When the ODT\_CA pad is LOW, the die will not terminate the CA bus regardless of the state of the mode register CA ODT bits (MR11 OP[6:4]). If, however, the ODT\_CA bond-pad is HIGH, and the mode register CA ODT bits are enabled, the die will terminate the CA bus with the ODT values found in MR11 OP[6:4]. In a multirank system, the terminating rank should be trained first, followed by the non-terminating rank(s).

### **Command Bus ODT State**


ODTE-CA	ODT_CA	ODTD-CA	ODTF-CK	ODTF-CS	ODT State	ODT State	ODT State
MR11[6:4]	bond pad	MR22[5]	MR22[3]	MR22[4]	for CA	for CK/CK	for CS
Disabled <sup>1</sup>	Valid <sup>2</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	0	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	1	Off	Off	On
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	0	Off	On	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	1	Off	On	On
Valid <sup>3</sup>	1	0	Valid <sup>3</sup>	Valid <sup>3</sup>	On	On	On
Valid <sup>3</sup>	1	1	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	On	On

- 1. Default Value
- 2. "Valid" means "H or L (but a defined logic level)"
- 3. "Valid" means "0 or 1"
- 4. The state of ODT\_CA is not changed when the DRAM enters power-down mode. This maintains termination for alternate ranks in multi-rank systems.



# **ODT Mode Register and ODT Characteristics**

$$R_{TT} = \frac{\text{Vout}}{|\text{lout}|}$$



On Die Termination for CA



# ODT DC Electrical Characteristics, assuming RZQ = 240 $\Omega$ +/-1% over the entire operating temperature range after a proper ZQ calibration up to 3200Mbps

MR11[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ	1,2,3
001	240Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/2	1,2,3
010	010 120Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/2	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/3	1,2,3
011	80Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/3	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/4	1,2,3
100	60Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/4	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/5	1,2,3
101	48Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/5	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/6	1,2,3
110	40Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/6	1,2,3
	_	VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.2	RZQ/6	1,2,3
Mismatch within clk		0.33* V <sub>DD2</sub>	-		TBD <sup>1</sup>	%	1,2,4

### Notes:

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity<sup>1</sup>.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DD2</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*V<sub>DD2</sub> and 0.1\*V<sub>DD2</sub>.
- 3. Measurement definition for RTT: TBD<sup>1</sup>
- 4. CA to CA mismatch within clock group (CA,CS) variation for a given component including CK and  $\overline{\text{CK}}$  (characterized).

$$CA-CA_{Mismatch} = \frac{RODT_{(max)}-RODT_{(min)}}{RODT_{(avg)}}$$

NOTE1. As of publication of this document, under discussion by the formulating committee.



ODT DC Electrical Characteristics, assuming RZQ =  $240\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps

MR11[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ	1,2,3
001	240Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/2	1,2,3
010	010 120Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/2	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/3	1,2,3
011	$\Omega$ 08	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/3	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/4	1,2,3
100	$60\Omega$	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/4	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/5	1,2,3
101	48Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/5	1,2,3
		VOLdc= 0.1 * V <sub>DD2</sub>	0.8	1.0	1.1	RZQ/6	1,2,3
110	40Ω	VOMdc= 0.33 * V <sub>DD2</sub>	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc= 0.5 * V <sub>DD2</sub>	0.9	1.0	1.3	RZQ/6	1,2,3
Mismatch within clk		0.33* V <sub>DD2</sub>	-		TBD <sup>1</sup>	%	1,2,4

# Notes:

- The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity<sup>1</sup>.
- 2. Pull-dn ODT resistors are recommended to be calibrated at  $0.33*V_{DD2}$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.5*V_{DD2}$  and  $0.1*V_{DD2}$ .
- 3. Measurement definition for RTT: TBD<sup>1</sup>
- 4. CA to CA mismatch within clock group (CA,CS) variation for a given component including CK and  $\overline{\text{CK}}$  (characterized).


$$CA-CA_{Mismatch} = \frac{RODT_{(max)}-RODT_{(min)}}{RODT_{(avg)}}$$

NOTE1. As of publication of this document, under discussion by the formulating committee.



# **ODT for Command/Address update time**

ODT for Command/Address update time after Mode Register set are shown in following figure.



**ODT for Command/Address setting update timing in 4 Clock Cycle Command** 

Notes:

1. 4 Clock Cycle Command

# **ODT CA AC Timing**

Speed	2133/2400/2667	Unit	Notes		
Parameter	Symbol	Min	Max	Onit	Notes
ODT CA Value Update Time	tODTUP	RU(20ns/tCK(avg))	-		




# **On-Die Termination**

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS,  $\overline{DQS}$  and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write or Mask Write operation.

The ODT feature is off and cannot be supported in Power Down and Self-Refresh modes.

A simple functional representation of the DRAM ODT feature is shown in following figure.



**Functional Representation of ODT** 

The switch is enabled by the internal ODT control logic, which uses the Write-1 or Mask Write-1 command and other mode register control information. The value of RTT is determined by the settings of Mode Register bits.

# **ODT Mode Register**

The ODT Mode is enabled if MR11 OP[3:0] are non zero. In this case, the value of RTT is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[3] = 0.

# **Asynchronous ODT**

When ODT Mode is enabled in MR11 OP[3:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled:

- ODTLon, tODTon,min, tODTon,max
- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference. ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency.

Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.

Maximum RTT turn on time (tODTon,max) is the point in time when the ODT resistance is fully on.

tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command.

ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference. ODTLoff latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoff latency.

Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time (tODToff,max) is the point in time when the on-die termination has reached high impedance.

tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from CAS-2 command.



# **ODTLon and ODTLoff Latency Values**

ODTLon Latency <sup>1</sup>		ODTLoff Latency <sup>2</sup>		Lawren Clask	Upper Clock	
tWPRE = 2 tCK				Lower Clock		
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"	Frequency Limit(>)	Frequency Limit(≤)	
N/A	N/A	N/A	N/A	10	266	
N/A	N/A	N/A	N/A	266	533	
N/A	6	N/A	22	533	800	
4	12	20 28		800	1066	
4	14	22 32		1066	1333	
6	18	24	36	1333	1600	
6	20	26	40	1600	1866	
8	24	28	44	1866	2133	
nCK	nCK	nCK	nCK	MHz	MHz	


### Notes:

- 1. ODTLon is referenced from CAS-2 command.
- 2. ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.
- 3. Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.

# **Asynchronous ODT Turn On and Turn Off Timing**

Parameter	800 - 2133 MHz	Unit
tODTon, min	1.5	ns
tODTon, max	3.5	ns
tODToff, min	1.5	ns
tODToff, max	3.5	ns





# **Asynchronous ODTon/ODToff Timing**

- 1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm n
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



# **ODT during Write Leveling**

If ODT is enabled in MR11 OP[3:0], in Write Leveling mode, DRAM always provides the termination on DQS/\overline{DQS} signals. DQ termination is always off in Write Leveling mode regardless.

# **DRAM Termination Function in Write Leveling Mode**


ODT Enabled in MR11	DQS/DQS termination	DQ termination	
Disabled	OFF	OFF	
Enabled	ON	OFF	

# On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance RTT is defined by MR11 OP[2:0].

ODT is applied to the DQ, DMI, DQS and  $\overline{DQS}$  pins.

A functional representation of the on-die termination is shown in the figure below.



On Die Termination



# ODT DC Electrical Characteristics, assuming RZQ = $240\Omega$ +/-1% over the entire operating temperature range after a proper ZQ calibration for up to 3200Mbps

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
	240Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ	1,2,3
001		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ	1,2,3
		VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/2	1,2,3
010	120Ω	VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/2	1,2,3
	80Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/3	1,2,3
011		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/3	1,2,3
	60Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/4	1,2,3
100		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/4	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/4	1,2,3
	48Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/5	1,2,3
101		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/5	1,2,3
	40Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/6	1,2,3
110		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.2	RZQ/6	1,2,3
Mismatch I within b		0.33* V <sub>DDQ</sub>	-		2	%	1,2,4

### Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity<sup>1</sup>.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*V<sub>DDQ</sub> and 0.1\*V<sub>DDQ</sub>.
- 3. Measurement definition for RTT: TBD<sup>1</sup>
- 4. DQ to DQ mismatch within byte variation for a given component including DQS and DQS (characterized).

$$DQ - DQ_{Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$

NOTE1. As of publication of this document, under discussion by the formulating committee.



ODT DC Electrical Characteristics, assuming RZQ =  $240\Omega$  +/-1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ	1,2,3
001	240Ω	VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ	1,2,3
		VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/2	1,2,3
010	120Ω	VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/2	1,2,3
		VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/3	1,2,3
011	80Ω	VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/3	1,2,3
	60Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/4	1,2,3
100		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/4	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/4	1,2,3
		VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/5	1,2,3
101	48Ω	VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/5	1,2,3
	40Ω	VOLdc= 0.1* V <sub>DDQ</sub>	0.8	1	1.1	RZQ/6	1,2,3
110		VOMdc= 0.33* V <sub>DDQ</sub>	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc= 0.5* V <sub>DDQ</sub>	0.9	1	1.3	RZQ/6	1,2,3
Mismatch I within b		0.33* V <sub>DDQ</sub>	-		2	%	1,2,4

### Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity<sup>1</sup>.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33\*V<sub>DDQ</sub>. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5\*V<sub>DDQ</sub> and 0.1\*V<sub>DDQ</sub>.
- 3. Measurement definition for RTT: TBD<sup>1</sup>
- 4. DQ to DQ mismatch within byte variation for a given component including DQS and  $\overline{DQS}$  (characterized).

$$DQ - DQ_{Mismatch} = \frac{RODT_{(max)} - RODT_{(min)}}{RODT_{(avg)}}$$

NOTE1. As of publication of this document, under discussion by the formulating committee.

# Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the tables shown below.

# **Output Driver and Termination Register Sensitivity Definition**

Resistor	Definition Point	Min	Max	Unit	Notes
Davis	0.33 x	00 (dp dT :   AT ) (dp d) :   A\	110./dp dT AT \./dp d\/ A\/ \	%	1,2
RONPD	VDDQ	90-( $dR_{on}dT \times  \Delta T $ )-( $dR_{on}dV \times  \Delta V $ )	110+(dR <sub>on</sub> dT x $ \Delta T $ )+(dR <sub>on</sub> dV x $ \Delta V $ )	/0	1,2
VOLLE	0.33 x	00 (4)/0441 × [AT]) (4)/044// × [AV])	$110+(dVOHdT \times  \Delta T )+(dVOHdV \times  \Delta V )$	%	1,2,5
VOH <sub>PU</sub>	VDDQ		110+(uvonut x   Δ1   )+(uvonuv x   Δν   )	70	1,2,3
D	0.33 x	00 (dp. dT., [AT]) (dp. dV,, [AV])	140./dp dT ATI)./dp dV AVI)	%	1 2 2
RTT(I/O)	VDDQ	90-( $dR_{on}dT \times  \Delta T $ )-( $dR_{on}dV \times  \Delta V $ )	110+(dR <sub>on</sub> dT x $ \Delta T $ )+(dR <sub>on</sub> dV x $ \Delta V $ )	70	1,2,3
D(: )	0.33 x	00 (40 47 (1471) (40 4) (1401)	140./40 47 471)./40 47 49/1	%	121
RTT(In)	VDD2	90-( $dR_{on}dT \times  \Delta T $ )-( $dR_{on}dV \times  \Delta V $ )	110+(dR <sub>on</sub> dT x $ \Delta T $ )+(dR <sub>on</sub> dV x $ \Delta V $ )	/0	1,2,4

### Notes:

- 1.  $\Delta T = T T(@ Calibration)$ ,  $\Delta V = V V(@ Calibration)$
- 2. dR<sub>ON</sub>dT, dR<sub>ON</sub>dV, dVOHdT, dVOHdV, dR<sub>TT</sub>dV, and dR<sub>TT</sub>dT are not subject to production test but are verified by design and characterization.
- 3. This parameter applies to Input/Output pin such as DQS, DQ and DMI.
- 4. This parameter applies to Input pin such as CK, CA and CS.
- 5. Refer to Pull Up/Pull Down Driver Characteristics for VOHPU.

# **Output Driver and Termination Register Temperature and Voltage Sensitivity**

Symbol	Parameter	Min	Max	Unit
dRondT	R <sub>ON</sub> Temperature Sensitivity	0.00	0.75	%/°C
dR <sub>ON</sub> dV	R <sub>ON</sub> Voltage Sensitivity	0.00	0.20	%/mV
dVOHdT	VOH Temperature Sensitivity	0.00	0.75	%/°C
dVOHdV	VOH Voltage Sensitivity	0.00	0.35	%/mV
dR <sub>TT</sub> dT	R <sub>TT</sub> Temperature Sensitivity	0.00	0.75	%/°C
dR <sub>TT</sub> dV	R <sub>TT</sub> Voltage Sensitivity	0.00	0.20	%/mV

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Power-Down Mode**

# **Power-Down Entry and Exit**

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- · Mode Register Write
- Read
- Write
- VREF(CA) Range and Value setting via MRW
- V<sub>REF</sub>(DQ) Range and Value setting via MRW
- · Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

And the LPDDR4 DRAM cannot be placed in power-down state during "Start DQS Interval Oscillator" operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CKE and RESET. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as tCKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as tCKELCK. CKE LOW will result in deactivation of all input receivers except RESET after tCKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except RESET are "Don't Care". CKE LOW must be maintained until tCKE,min is satisfied.

 $V_{DDQ}$  can be turned off during power-down. Prior to exiting power-down,  $V_{DDQ}$  must be within its minimum/maximum operating range.


No refresh operations are performed in power-down mode except Self-Refresh power-down. The maximum duration in non-Self-Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

Clock frequency change or Clock Stop is inhibited during tCMDCKE, tCKELCK, tCKCKEH, tXP, tMRWCKEL and tZQCKE periods.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down. if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down.



# **Basic Power-Down Entry and Exit Timing**

### Notes:

1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.



Ta0 Ta1 Ta2 Tb0 Tb1 Tb2 Tc4 Td0 CK c CKE See Note 2 CS Valid Valid Valid COMMAND DES N DES Read-1 CAS-2 DES X DES DES DES DES DES RL **tDQSCK** DQS c DQS\_t tRPST tRPRE DQ DON'T CARE TIME BREAK


# Read and Read with Auto Precharge to Power-Down Entry

### Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- $2.\ Minimum\ Delay\ time\ from\ Read\ Command\ or\ Read\ with\ Auto-Precharge\ Command\ to\ falling\ edge\ of\ CKE\ signal\ is\ as\ follows.$

$$\label{eq:ReadPost-amble} \begin{split} \text{Read Post-amble} &= 0.5 \text{nCK}: \text{MR1 OP}[7] = [0]: (\text{RL x tCK}) + \text{tDQSCK}(\text{Max}) + ((\text{BL/2}) \times \text{tCK}) + \text{1tCK} \\ \text{Read Post-amble} &= 1.5 \text{nCK}: \text{MR1 OP}[7] = [1]: (\text{RL x tCK}) + \text{tDQSCK}(\text{Max}) + ((\text{BL/2}) \times \text{tCK}) + \text{2tCK} \\ \end{split}$$






### Write and Mask Write to Power-Down Entry

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Write Command or Mask Write Command to falling edge of CKE signal is as follows.  $(WL \times tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) \times tCK) + tWR$
- 3. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].
- 4. This timing diagram only applies to the Write and Mask Write Commands without Auto-Precharge.






# Write with Auto Precharge and Mask Write with Auto Precharge to Power-Down Entry

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Delay time from Write with Auto-Precharge Command or Mask Write with Auto-Precharge Command to falling edge of CKE signal is more than (WL x tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) x tCK) + (nWR x tCK) + (2 x tCK)
- 3. Internal Precharge Command
- 4. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].






# **Refresh entry to Power-Down Entry**

### Notes:

1. CKE must be held HIGH until tCMDCKE is satisfied.




# **Activate Command to Power-Down Entry**

### Notes:

1. CKE must be held HIGH until tCMDCKE is satisfied.






# **Precharge Command to Power-Down Entry**

### Notes:

1. CKE must be held HIGH until tCMDCKE is satisfied.




### Mode Register Read to Power-Down Entry

### Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Mode Register Read Command to falling edge of CKE signal is as follows:

$$\label{eq:ReadPost-amble} \begin{split} \text{Read Post-amble} &= 0.5 \text{nCK}: \text{MR1 OP}[7] = [0]: (\text{RL x tCK}) + \text{tDQSCK}(\text{Max}) + ((\text{BL/2}) \times \text{tCK}) + 1 \text{tCK} \\ \text{Read Post-amble} &= 1.5 \text{nCK}: \text{MR1 OP}[7] = [1]: (\text{RL x tCK}) + \text{tDQSCK}(\text{Max}) + ((\text{BL/2}) \times \text{tCK}) + 2 \text{tCK} \\ \end{split}$$






# **Mode Register Write to Power-Down Entry**

### Notes:

- 1. CKE must be held HIGH until tMRWCKEL is satisfied.
- 2. This timing is the general definition for Power Down Entry after Mode Register Write Command.
  When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.
  Changing the Vref(DQ) value is one example, in this case the appropriate Vref\_time-Short/Middle/Long must be satisfied.



### Multi purpose Command for Start ZQ Calibration to Power-Down Entry

### Notes:

1. ZQ Calibration continues if CKE goes low after tZQCKE is satisfied.

# **Power-Down AC Timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width	tCKE	Min	May(7 Eng. 4nCV)		
(HIGH and LOW pulse width)	ICKE	IVIIII	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low	+NADVA/CI/EI	D. 41:	May (4.4) = 4.0 = C(4)		4
after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1


### Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles

(3 \*tCK) and 1.75ns has transpired.

The case which 3nCK is applied to is shown below.



tCMDCKE Timing

# Input Clock Stop and Frequency Change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- · Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 4 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- CK is held LOW and CK is held HIGH or both are floated during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 4 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- · Refresh requirements apply during clock frequency change;
- Any Activate, Read, Read with auto Precharge, Write, Write with auto Precharge, MPC (WRFIFO, RDFIFO, RDDQCAL), Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2\*tCK+tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and CK is held HIGH during clock stop;
- CS shall be held LOW during clock clock stop;
- · Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, tZQLAT, etc.) have been met prior to stopping the clock;
- Read with auto pre-charge and write with auto pre-charge commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start)commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2\*tCK+tXP.



NTC Proprietary Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# **Truth Tables**

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

# **Command Truth Table**

SDRAM Command	cs	CA0	CA1	CA2	САЗ	CA4	CA5	CK edge	Notes				
Deselect(DES)	L				Κ			R1	1,2				
Multi Purpose Command	Н	L	L	L	L	L	OP6	R1	1,9				
(MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,3				
Precharge(PRE)	Н	L	L	L	L	Н	AB	R1	1,2,3,4				
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4				
Refresh(REF)	Н	L	L	L	Н	L	AB	R1	1,2,3,4				
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4				
Self Refresh Entry(SRE)	Н	L	L	L	Н	Н	V	R1	1,2				
Jen Herresh Entry (JNE)	L		1		/			R2	-,-				
Write-1(WR-1)	Н	L	L	Н	L	L	BL	R1	1,2,3,6,7,9				
VIIICE 2(VIII 2)	L	BA0	BA1	BA2	V	C9	AP	R2	=,=,0,0,:,0				
Self Refresh Exit(SRX)	Н	L	L	Н	L	Н	V	R1	1,2				
Jen Herresh Exit(Shix)	L				/			R2					
Mask Write-1(MRW-1)	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,9				
	L	BA0	BA1	BA2	V	C9	AP	R2					
RFU	Н	L	L	Н	Н	Н	V	R1	1,2				
0	L			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/			R2	_, <del>_</del>				
ead-1(RD-1)	Н	L	Н	L	L	L	BL	R1	1,2,3,6,7,9				
. ,	L	BA0	BA1	BA2	V	C9	AP	R2					
CAS-2	Н	L	Н	L	L	Н	C8	R1	1,8,9				
(Write-2, Mask Write-2, Read-2, MRR-2, MPC)	L	C2	C3	C4	C5	C6	C7	R2	1,0,3				
RFU	Н	L	Н	L	Н	L	L	R1	1,2				
0	L				/		ı	R2	-/-				
RFU	Н	L	Н	L	Н	Н	V	R1	1,2				
	L		T		/		ı	R2	_,_				
Mode Register Write-1(MRW-1)	Н	L	Н	Н	L	L	OP7	R1	1,2,11				
,	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	, ,				
Mode Register Write-2(MRW-2)	Н	L	Н	Н	L	Н	OP6	R1	1,2,11				
,	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	, ,				
Mode Register Read-1(MRR-1)	Н	L	Н	Н	Н	L	V	R1	1,2,12				
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2					
RFU	Н	L	Н	Н	H	Н	V	R1	1,2				
-	L			1	/		I -	R2					
Activate-1(ACT-1)	Н	Н	L	R12	R13	R14	R15	R1	1,2,3,10				
	L	BA0	BA1	BA2	V	R10	R11	R2	-,-,-,-				
Activate-2(ACT-2)	H L	Н	Н	R6	R7	R8	R9	R1	1,10,13				
ctivate-2(AC1-2)		R0	R1	R2	R3	R4	R5	R2	1,10,13				



1. All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock.

Deselect command is 1 clock cycle long.

- 2. "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- 3. Bank addresses BA[2:0] determine which bank is to be operated upon.
- 4. AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5. Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an Auto-Precharge will occur to the bank associated with the Write, Mask Write or Read command.
- 7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- 8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands..
- 10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between.

  Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
- 13. In case of the densities which not to use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.



NTC Proprietary

Level: Property

LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

# TRR Mode - Target Row Refresh

A LPDDR4 SDRAM's row has a limited number of times a given row can be accessed within a refresh period (tREFW \* 2) prior to requiring adjacent rows to be refreshed. The Maximum Activate Count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive actives is the Target Row (TRn), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TRn, either the LPDRR4 SDRAM receive all (R \* 2) Refresh Commands before another row activate is issued, or the LPDRR4 SDRAM should be placed into Targeted Row Refresh (TRR) mode. The TRR Mode will re-fresh the rows adjacent to the TRn that encountered tMAC limit. If LPDDR4 SDRAM supports Unlimited MAC value: MR24 [OP2:0=000] and MR24 [OP3=1], Target Row Refresh operation is not required. Even though LPDDR4 SDRAM allows to set MR24 [OP7=1]: TRR mode enable, in this case LPDDR4 SDRAM's behavior is vendor specific. For example, a certain LPDDR4 SDRAM may ignore MRW command for entering/exiting TRR mode or a certain SDRAM may support commands related TRR mode. See vendor device datasheets for details about TRR mode definition at supporting Unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the ac-tivates from the two target rows on a victim row in a bank should not exceed MAC value as well.

MR24 fields required to support the new TRR settings. Setting MR24 [OP7=1] enables TRR Mode and setting MR24 [OP7=0] disables TRR Mode. MR24 [OP6:OP4] defines which bank (BAn) the target row is located in (See MR24 table for details).

The TRR mode must be disabled during initialization as well as any other LPDRR4 SDRAM calibration modes. The TRR mode is entered from a DRAM Idle State, once TRR mode has been entered, no other Mode Register commands are allowed until TRR mode is completed, except setting MR24 [OP7=0] to interrupt and reissue the TRR mode is allowed.

When enabled; TRR Mode is self-clearing; the mode will be disabled automatically after the completion of defined TRR flow; after the 3rd BAn precharge has completed plus tMRD. Optionally the TRR mode can also be exited via another MRS command at the completion of TRR by setting MR24 [OP7=0]; if the TRR is exited via another MRS command, the value written to MR24 [OP6:OP4] are don't cares.




# **TRR Mode Operation**

- 1. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2 and ACT3) and three cor-responding PRE commands (PRE1, PRE2 and PRE3) to complete TRR mode. A Precharge All (PREA) commands issued while LPDDR4 SDRAM is in TRR mode will also perform precharge to BAn and counts towards a PREn command.
- 2. Prior to issuing the MRW command to enter TRR mode, the SDRAM should be in the idle state. A MRW command must be issued with MR24 [OP7=1] and MR24 [OP6:4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
- 3. No activity is to occur in the DRAM until tMRD has been satisfied. Once tMRD has been satisfied, the only commands to BAn allowed are ACT and PRE until the TRR mode has been completed.
- 4. The first ACT to the BAn with the TRn address can now be applied, no other command is allowed at this point.

  All other banks must remain inactive from when the first BAn ACT command is issued until [(1.5 \* tRAS) + tRP] is satisfied.
- 5. After the first ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued (1.5 \* tRAS) later; and then followed tRP later by the second ACT to the BAn with the TRn address. Once the 2nd activate to the BAn is issued, nonBAn banks are allowed to have activity.
- 6. After the second ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued tRAS later and then followed tRP later by the third ACT to the BAn with the TRn address.
- 7. After the third ACT to the BAn with the TRn address is issued, a PRE to BAn would be issued tRAS later; and once the third PRE has been issued, nonBAn banks are not allowed to have activity until TRR mode is exited. The TRR mode is completed once tRP plus tMRD is satisfied.
- 8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Any-time the TRR mode is interrupted and not completed, the interrupted TRR Mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, an MR24 change is required with setting MR24 [OP7=0], MR24 [OP6:4] are don't care, followed by three PRE to BAn, tRP time in between each PRE command. The complete TRR sequence (Steps 2-7) must be then re-issued and completed to guarantee that the adjacent rows are refreshed.
- 9. Refresh command to the LPDRR4 SDRAM or entering Self-Refresh mode is not allowed while the DRAM is in TRR mode.

LPDDR4 4Gb/8Gb(DDP) SDRAM

4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV



#### **TRR Mode**

- 1. TRn is targeted row.
- 2. Bank BAn represents the bank in which the targeted row is located.
- 3. TRR mode self-clears after tMRD + tRP measured from 3rd BAn precharge PRE3 at clock edge Th4.
- 4. TRR mode or any other activity can be re-engaged after tRP + tMRD from 3rd BAn precharge PRE3. PRE ALL also counts if issued instead of PREn. TRR mode is cleared by DRAM after PRE3 to the BAn bank.
- 5. Activate commands to BAn during TRR mode do not provide refreshing support, i.e. the Refresh counter is unaffected.
- 6. The DRAM must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) necessary to meet refresh requirements.
- 7. A new TRR mode must wait tMRD+tRP time after the third precharge.
- 8. BAn may not be used with any other command.
- 9. ACT and PRE are the only allowed commands to BAn during TRR Mode.
- 10. Refresh commands are not allowed during TRR mode.
- 11. All DRAM timings are to be met by DRAM during TRR mode such as tFAW. Issuing of ACT1, ACT2 and ACT3 counts towards tFAW budget.

# Post Package Repair (PPR)

LPDDR4 supports Fail Row address repair as optional feature and it is readable through MR25 OP[7:0] PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

## Fail Row Address Repair


The following is procedure of PPR.

- 1. Before entering 'PPR' mode, All banks must be Precharged
- 2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
- 3. Issue ACT command with Fail Row address
- 4. Wait tPGM to allow DRAM repair target Row Address internally then issue PRE
- 5. Wait tPGM\_Exit after PRE which allow DRAM to recognize repaired Row address RAn
- 6. Exit PPR with setting MR4 bit "OP4=0"
- 7. LPDDR4 will accept any valid command after tPGMPST
- 8. Repeat steps in 'Reset Initialization with Stable Power' section
- 9. In More than one fail address repair case, Repeat Step 2 to 8

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.



## The following Timing diagram shows PPR operation.



### **PPR Timing**

#### Notes:

- 1. During tPGM, any other commands (including refresh) are not allowed on each die.
- 2. With one PPR command, only one row can be repaired at one time per die.
- 3. When PPR procedure is done, reset command is required before normal operation.
- 4. During PPR, memory contents is not refreshed and may be lost.
- 5. Assert Reset in below 0.2 X VDD2. Reset in needs to be maintained LOW for minimum tPW RESET. CKE must be pulled LOW at least 10ns before deassserting Reset.
- 6. After RESET command, follow steps 4 to 10 in 'Voltage Ramp and Device Initialization' section.

## **PPR Timing Parameters**

Parameter	Symbol	Min	Max	Unit
PPR Programming Time	tPGM	1000	-	ms
PPR Exit Time	tPGM_Exit	15	-	ns
New Address Setting time	tPGMPST	50	-	us
PPR Programming Clock	tCKPGM	1.25	-	ns



# **Absolute Maximum DC Ratings**

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Notes
V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD1</sub>	-0.4	2.1	V	1
V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD2</sub>	-0.4	1.5	V	1
V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	$V_{DDQ}$	-0.4	1.5	V	1
Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

- 1. See "Power-Ramp" for relationships between power supplies.
- 2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

# **AC & DC Operating Conditions**

# **Recommended DC Operating Conditions**

DRAM	Symbol	Min	Тур	Max	Unit	Notes
Core 1 Power	VDD1	1.70	1.80	1.95	٧	1,2
Core 2 Power/Input Buffer Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	1.06	1.10	1.17	V	2,3

#### Notes:

- 1. VDD1 uses significantly less current than VDD2.
- 2. The volttage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3. VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

# **Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	IL	-4	4	uA	1,2

#### Notes:

- 1. For CK, CK, DQ, CKE, CS, CA, ODT\_CA and RESET. Any Input 0V ≤ V<sub>IN</sub> ≤ VDD2 (All other pins not under test = 0V).
- 2. CA ODT is disabled for CK, CK, CS and CA.

# **Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	loz	-5	5	uA	1,2

- 1. For DQ, DQS, DQS and DMI. Any I/O 0V  $\leq$  V<sub>OUT</sub>  $\leq$  VDDQ.
- 2. I/Os status are disabled: High Impedance and ODT off.



# **Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	<b>-</b>	-30	85	C°
Elevated	T <sub>OPER</sub>	85	105	C

- 1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- 2. mSome applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. See MR4.
- 3. Either the device case temperature rating or the temperature sensor (See "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85 °C.

# AC and DC Input/Output Measurement levels 1.1V High speed LVCMOS (HS\_LLVCMOS)

#### Standard specifications

All voltages are referenced to ground except where noted.

## DC electrical characteristics


### LPDDR4 Input Level for CKE

This definition applies to CKE\_A/B.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high level (AC)	VIH(AC)	0.75*V <sub>DD2</sub>	V <sub>DD2</sub> +0.2	٧	1
Input low level (AC)	VIL(AC)	-0.2	0.25*V <sub>DD2</sub>	٧	1
Input high level (DC)	VIH(DC)	0.65* V <sub>DD2</sub>	V <sub>DD2</sub> +0.2	V	
Input low level (DC)	VIL(DC)	-0.2	0.35*V <sub>DD2</sub>	V	

#### Notes:

1. Refer LPDDR4 AC Over/Undershoot section



Class-1 LPDDR4 Input AC timing definition for CKE

#### Notes:

- 1. AC level is guaranteed transition point.
- 2. DC level is hysteresis.


## LPDDR4 Input Level for Reset and ODT\_CA

This definition applies to Reset and ODT\_CA

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	VIH(AC)	0.80*V <sub>DD2</sub>	V <sub>DD2</sub> +0.2	٧	1
Input low level (AC)	VIL(AC)	-0.2	0.20*V <sub>DD2</sub>	V	1

#### Notes:

1. Refer LPDDR4 AC Over/Undershoot section




LPDDR4 Input AC timing definition for Reset and ODT\_CA



# **AC Over/Undershoot**

# LPDDR4 AC Over/Undershoot


Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.35V
Maximum peak Amplitude allowed for undershoot area	0.35V
Maximum overshoot area above VDD/VDDQ	0.8V-ns
Maximum undershoot area below Vss/Vssq	0.8V-ns



AC Overshoot and Undershoot Definition for Address and Control Pins

# **Differential Input Voltage**

# **Differential Input Voltage for CK**



**CK Differential Input Voltage** 

CK differential input voltage

				Data	Rate				
Parameter	Symbol	1600/1867 <sup>a</sup>		2133/2400/3200		3733/4267		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

#### Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff\_CK = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VCK - V\overline{CK}$ 




# Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t))

VIL.DIFF.Peak Voltage = Min(f(t))

 $f(t) = VCK - V\overline{CK}$ 



**Definition of differential Clock Peak Voltage** 


Notes:

1.  $V_{REF}CA$  is LPDDR4 SDRAM internal setting value by  $V_{REF}$  Training.



# Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse\_CK, Vinse\_CK\_High/Low specification at input receiver.



**Clock Single-Ended Input Voltage** 

#### Notes:

1.  $V_{REF}CA$  is LPDDR4 SDRAM internal setting value by  $V_{REF}$  Training.

**Clock Single-Ended input voltage** 


			Data Rate						
Parameter	Symbol	1600/1867 <sup>a</sup>		2133/2400/3200		3733/4267		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	1	mV	
Clock Single-Ended input voltage High from VREFDQ	Vinse_CK_High	105	-	95	-	90	ı	mV	
Clock Single-Ended input voltage Low from VREFDQ	Vinse_CK_Low	105	-	95	-	90	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.



# **Differential Input Slew Rate Definition for Clock**

Input slew rate for differential signals (CK,  $\overline{\text{CK}}$ ) are defined and measured as shown in the following figure and table.



### Differential Input Slew Rate Definition for CK, CK

#### Notes:

- 1. Differential signal rising edge from VILdiff CK to VIHdiff CK must be monotonic slope.
- 2. Differential signal falling edge from VIHdiff\_CK to VILdiff\_CK must be monotonic slope.

Differential Input Slew Rate Definition for CK, CK

Description	Meas	sured	Defined by
Description	From	То	Defined by
Differential input slew rate for rising edge(CK - $\overline{\text{CK}}$ )	VILdiff_CK	VIHdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTRdiff
Differential input slew rate for falling edge(CK - CK)	VIHdiff_CK	VILdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTFdiff

Differential Input Level for CK, CK

Differential impat Ecver for	Ort, Ort								
				Data	Rate				
Parameter	Symbol	1600/	1867 <sup>a</sup>	2133/24	00/3200	3733,	/4267	Unit	Notes
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Slew Rate for CK, CK


			Data Rate						
Parameter	Symbol	1600/	1867 <sup>a</sup>	2133/24	400/320	3733,	/4267	Unit	Notes
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.



#### **Differential Input Cross Point Voltage**

The cross point voltage of differential input signals (CK,  $\overline{\text{CK}}$ ) must meet the requirements in the following table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.



#### **Vix Definition (Clock)**

#### Notes:

1. The base level of Vix\_CK\_FR/RF is V<sub>REF</sub>CA that is LPDDR4 SDRAM internal setting value by V<sub>REF</sub> Training.

#### Corss point voltage for differential input signals (Clock)

				Data	Rate				
Parameter	Symbol	1600/	1867 <sup>a</sup>	2133/24	00/3200	3733,	/4267	Unit	Notes
		Min	Max	Min	Max	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

#### Notes:

- 1. Vix\_CK\_Ratio is defined by this equation: Vix\_CK\_Ratio = Vix\_CK\_FR/|Min(f(t))|
- 2. Vix\_CK\_Ratio is defined by this equation: Vix\_CK\_Ratio = Vix\_CK\_RF/Max(f(t))
- 3. Vix\_CK\_FR is defined as delta between cross point (CK\_t fall, CK\_c rise) to Min(f(t))/2. Vix\_CK\_RF is defined as delta between cross point (CK\_t rise, CK\_c fall) to Max(f(t))/2.
- 4. In LPDDR4X un-terminated case, CK mid-level is calculated as:


High level=VDDQ, Low level=VSS, Mid-level = VDDQ/2.

In LPDDR4 un-terminated case, Mid-level must be equal or lower than 369mV (33.6% of VDD2).



# **Differential Input Voltage for DQS**

The minimum input voltage need to satisfy both Vindiff\_DQS and Vindiff\_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff\_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff\_DQS /2 is max and min peak voltage from 0V.



**DQS Differential Input Voltage** 

## DQS differential input voltage

		Data Rate							
Parameter	Symbol	1600/1867 <sup>a</sup>		2133/2400/3200		3733/4267		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS differential input voltage	Vindiff_DQS	360	-	360	-	340	1	mV	1

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

#### Notes:

 ${\bf 1.}\ {\bf The\ peak\ voltage\ of\ Differential\ DQS\ signals\ is\ calculated\ in\ a\ following\ equation.}$ 

Vindiff\_DQS = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VDQS - V\overline{DQS}$ 




# Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t))

VIL.DIFF.Peak Voltage = Min(f(t))

 $f(t) = VDQS - V\overline{DQS}$ 



# **Definition of differential DQS Peak Voltage**


#### Notes:

 ${\bf 1.}\ {\bf VrefDQ}\ is\ {\bf LPDDR4}\ {\bf SDRAM}\ internal\ setting\ value\ by\ {\bf Vref\ Training.}$ 



# Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both Vinse\_DQS, Vinse\_DQS\_High/Low specification at input receiver.



**DQS Single-Ended Input Voltage** 

#### Notes:

1. VrefDQ is LPDDR4 SDRAM internal setting value by Vref Training.

**DQS Single-Ended Input voltage** 


			Data Rate						
Parameter	Symbol	1600/1867 <sup>a</sup>		2133/2400/3200		3733/4267		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from VREFDQ	Vinse_DQS_High	90	1	90	-	85	1	mV	
DQS Single-Ended input voltage Low from VREFDQ	Vinse_DQS_Low	90	1	90	-	85	-	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.



# **Differential Input Slew Rate Definition for DQS**

Input slew rate for differential signals (DQS,  $\overline{DQS}$ ) are defined and measured as shown in the following figure and table.



# Differential Input Slew Rate Definition for DQS, DQS

#### Notes:

- 1. Differential signal rising edge from VILdiff\_DQS to VIHdiff\_DQS must be monotonic slope.
- 2. Differential signal falling edge from VIHdiff\_DQS to VILdiff\_DQS must be monotonic slope.

#### Differential Input Slew Rate Definition for DQS, DQS

Description	Meas	sured	Defined by
Description	From	То	Defined by
Differential input slew rate for rising edge(DQS - DQS)	VILdiff_DQS	VIHdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTRdiff
Differential input slew rate for falling edge(DQS - DQS)	VIHdiff_DQS	VILdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTFdiff

Differential Input Level for DQS, DQS

			Data Rate						
Parameter	Symbol	1600/	1866 <sup>a</sup>	2133/24	00/3200	3733,	/4267	Unit	Notes
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

Differential Input Slew Rate for DQS, DQS


Parameter				Data	Rate				
	Symbol 1600/1		1866 <sup>a</sup> 2133/2400/3200		3733/4267		Unit	Notes	
		Min	Max	Min	Max	Min	Max	ax	
Differential Input Slew Rate for Clock	SRIdiff	2	14	2	14	2	14	V/ns	

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

# **Differential Input Cross Point Voltage**

The cross point voltage of differential input signals (DQS,  $\overline{DQS}$ ) must meet the requirements in following table.

The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is VREFDQ.



## Vix Definition (DQS)

#### Notes:

1. The base level of Vix\_DQS\_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.

#### Differential Input Slew Rate for DQS, DQS

				Data	Rate				
Parameter	Symbol	1600/	1866 <sup>a</sup>	2133/24	00/3200	3733,	/4267	Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS Differential input cross point voltage ratio	Vix_DQS_ratio	1	20	-	20	1	20	%	1,2

a. The following requirements apply for DQ operating frequencies at or below 1333Mbps for all speed bins for the first column 1600/1867.

- 1. Vix\_DQS\_Ratio is defined by this equation: Vix\_DQS\_Ratio = Vix\_DQS\_FR/|Min(f(t))|
- 2. Vix\_DQS\_Ratio is defined by this equation: Vix\_DQS\_Ratio = Vix\_DQS\_RF/Max(f(t))




# LPDDR4 Input Level for ODT(ca) input

	Symbol		Max	Unit	Notes
VIHODT	ODT Input High Level	0.75*V <sub>DD2</sub>	V <sub>DD2</sub> +0.2	V	
VILODT	ODT Input Low Level	-0.2	0.25*V <sub>DD2</sub>	V	



# **Single Ended Output Slew Rate**



**Single Ended Output Slew Rate Definition** 

### **Output Slew Rate (single-ended)**

Double to the state of the stat	Complete al	Val	Unit	
Parameter	Symbol	Min <sup>1</sup>	Max <sup>2</sup>	Unit
Single-ended Output Slew Rate (VOH = V <sub>DDQ</sub> /3)	SRQse	3.5	9	V/ns
Output slew-rate matching Ratio (Rise to Fall)	-	0.8	1.2	-

#### Description:


SR- Slew Rate

Q- Query Output (like in DQ, which stands for Data-in, Query-Output)

Se- Single-ended Signals

- 1. Measured with output reference load.
- 2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2\*VOH(DC) and VOH(AC)= 0.8\*VOH(DC).
- 4. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

# **Differential Output Slew Rate**



# **Differential Output Slew Rate Definition**

Dovernator	Cumbal	Va	l lmit	
Parameter	Symbol	Min <sup>1</sup>	Max <sup>2</sup>	Unit
Differential Output Slew Rate (VOH = V <sub>DDQ</sub> /3)	SRQdiff	7	18	V/ns

#### Description:

SR- Slew Rate

Q- Query Output (like in DQ, which stands for Data-in, Query-Output)

Se- Single-ended Signals


- 1. Measured with output reference load.
- 2. The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2\*VOH(DC) and VOH(AC)=0.8\*VOH(DC).
- 3. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

# Overshoot and Undershoot for LVSTL

# **AC Overshoot/Undershoot Specification**

Downwater		11					
Parameter	1600	1866	3200	3733	4267	Unit	
Maximum peak amplitude allowed for overshoot area.	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area.	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum area above VDD.	Max	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum area below VSS.	Max	0.1	0.1	0.1	0.1	0.1	V-ns


- 1.  $V_{DD2}$  stands for  $V_{DD}$  for CA[5:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , CKE and ODT.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DMI, DQS and  $\overline{DQS}$ .
- 2.  $V_{SS}$  stands for  $V_{SS}$  for CA[5:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , CKE and ODT.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DMI, DQS and  $\overline{DQS}$ .
- 3. Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
- 4. Maximum area values are referenced from maximum operating V<sub>DD</sub> and V<sub>SS</sub> values.



**Overshoot and Undershoot Definition** 

# **LPDDR4 Driver Output Timing Reference load**

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



**Driver Output Reference Load for Timing and Slew Rate** 

#### Notes:


1. All output timing parameter values are reported with respect to this reference load.

This reference load is also used to report slew rate.



# LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down dirver and a terminator. The basic cell is shown in figure below.




LVSTL I/O Cell




To ensure that the target impedance is achived the LVSTL I/O cell is designed to calibrated as below procedure.

- 1. First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin.
  - · Set Strength Control to minimum setting.
  - Increase drive strength until comparator detects data bit is less than VDDQ/2.
  - NMOS pull-down device is calibrated to 240 Ohms.



pull-down calibration

- 2. Then calibrate the pull-up device against the calibrated pull-down device.
  - Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS).
  - · Set Strength Control to minimum setting.
  - Increase drive strength until comparator detects data bit is grater than VOH target.
  - NMOS pull-up device is now calibrated to VOH target.



284



# **Input / Output Capacitance**

Complete I		3200/		
Symbol	Parameter	Min	Max	Unit
Com	Input capacitance :	0.5	1.0	pF
C <sub>CK</sub>	CK, CK	0.5	1.0	μг
Carry	Input capacitance delta :	0.0	0.00	nΕ
C <sub>DCK</sub>	CK, CK	0.0	0.09	pF
C.	Input capacitance:	0.5	1.15	pF
Cı	all other input-only pins	0.5	1.13	рі
C <sub>DI</sub>	Input capacitance delta:	-0.1	0.15	pF
СЫ	all other input-only pins	-0.1	0.13	ρı
Cio	Input/output capacitance :	0.7	2.0	рF
CIO	DQ, DQS, <del>DQS</del> , DMI	0.7	2.0	ρı
Canas	Input/output capacitance delta :	0.0	0.1	pF
C <sub>DDQS</sub>	DQS, DQS	0.0	0.1	
C <sub>DIO</sub>	Input/output capacitance delta :	-0.1	0.1	рF
	DQ, DMI	-0.1	0.1	μг
CzQ	Input/output capacitance : ZQ	0.0	5.0	pF

- 1. This parameter applies to die devices, RDL if needed (does not include package capacitance).
- 2. This parameter is not subject to production testing. It is verified. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
- 3. Absolute value of CCK CCK.
- 4. CI applies to  $\overline{\text{CS}}$ , CKE, and CA[5:0].
- 5. CDI = CI  $0.5 \times (CCK + \overline{CCK})$
- 6. DMI loading matches DQ and DQS.
- 7. Absolute value of CDQS and  $\overline{\text{CDQS}}$ .
- 8. CDIO = CIO Average(CDQn, CDMI, CDQS,  $\overline{\text{CDQS}}$ ) in byte-lane.



# IDD Specification Parameters and Test Conditions IDD Measurement Conditions

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

• LOW:  $V_{IN} \le V_{IL(DC)} max$ • HIGH:  $V_{IN} \ge V_{IH(DC)} min$ 

• STABLE: Inputs are stable at a HIGH or LOW level

• SWITCHING: See Tables bellow

## **Definition of Switching for CA Input Signal**

CK edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH							
CS	LOW							
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н

- 1. CS must always be driven HIGH.
- 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.



# **IDD Measurement Conditions (Continued)**

# CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+9	HIGH	LOW		L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW		Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- 1. BA[2:0]=010, CA[9:4]=000000 or 1111111, Burst Order CA[3:2]=00 OR 11(Same as LRDDR3 IDD4R Spec)
- 2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



# CA pattern for IDD4W for BL=16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW	wille-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH		L	L	Н	L	L	L
N+9	HIGH	LOW	Write-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA3-2	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

#### Notes:

- 1. BA[2:0]=010, CA[9:4]=000000 or 111111 (Same as LRDDR3 IDD4W Spec)
- 2. Difference from LPDDR3 Spec :

No burst ordering

 $\ensuremath{\mathsf{CA}}$  pins are kept low with DES CMD to reduce ODT current.



## Data pattern for IDD4W (DBI off) for BL=16

DBI OFF Case    DO[7]   DO[6]   DO[5]   DO[4]   DO[3]   DO[2]   DO[1]   DBI   No of 1's													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL0	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	0	0	0	6			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	1	1	1	1	1	1	1	1	0	8			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	0	0	0	6			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	1	1	1	1	1	1	1	1	0	8			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			
No. of 1's	16	16	16	16	16	16	16	16					

#### Notes:

1. Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



## Data pattern for IDD4R (DBI off) for BL=16

DBI OFF Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL0	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	1	1	0	8			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	0	0	0	0			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	1	1	1	1	1	1	0	0	0	6			
BL21	1	1	1	1	0	0	0	0	0	4			
BL22	0	0	0	0	0	0	1	1	0	2			
BL23	0	0	0	0	1	1	1	1	0	4			
BL24	0	0	0	0	0	0	0	0	0	0			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	1	1	0	8			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	1	1	0	2			
BL29	0	0	0	0	1	1	1	1	0	4			
BL30	1	1	1	1	1	1	0	0	0	6			
BL31	1	1	1	1	0	0	0	0	0	4			
No. of 1's	16	16	16	16	16	16	16	16					

Notes:

<sup>1.</sup> Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



## Data pattern for IDD4W (DBI on) for BL=16

BL0 BL1 BL2 BL3 BL4	DQ[7] 0 1 0 0	DQ[6] 0 1 0	<b>DQ[5]</b>	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's							
BL1 BL2 BL3	1 0 0	1															
BL2 BL3	0			0	0	0	0	0	1	1							
BL3	0	0	1	1	0	0	0	0	0	4							
		U	0	0	0	0	0	0	0	0							
BL4		0	0	0	1	1	1	1	0	4							
	0	0	0	0	0	0	1	1	0	2							
BL5	0	0	0	0	1	1	1	1	0	4							
BL6	0	0	0	0	0	0	1	1	1	3							
BL7	1	1	1	1	0	0	0	0	0	4							
BL8	0	0	0	0	0	0	0	0	1	1							
BL9	1	1	1	1	0	0	0	0	0	4							
BL10	0	0	0	0	0	0	0	0	0	0							
BL11	0	0	0	0	1	1	1	1	0	4							
BL12	0	0	0	0	0	0	1	1	0	2							
BL13	0	0	0	0	1	1	1	1	0	4							
BL14	0	0	0	0	0	0	1	1	1	3							
BL15	1	1	1	1	0	0	0	0	0	4							
BL16	0	0	0	0	0	0	1	1	1	3							
BL17	1	1	1	1	0	0	0	0	0	4							
BL18	0	0	0	0	0	0	1	1	0	2							
BL19	0	0	0	0	1	1	1	1	0	4							
BL20	0	0	0	0	0	0	0	0	0	0							
BL21	0	0	0	0	1	1	1	1	0	4							
BL22	0	0	0	0	0	0	0	0	1	1							
BL23	1	1	1	1	0	0	0	0	0	4							
BL24	0	0	0	0	0	0	1	1	0	2							
BL25	0	0	0	0	1	1	1	1	0	4							
BL26	0	0	0	0	0	0	1	1	1	3							
BL27	1	1	1	1	0	0	0	0	0	4							
BL28	0	0	0	0	0	0	0	0	1	1							
BL29	1	1	1	1	0	0	0	0	0	4							
BL30	0	0	0	0	0	0	0	0	0	0							
BL31	0	0	0	0	1	1	1	1	0	4							
No. of 1's	8	8	8	8	8	8	16	16	8								



## Data pattern for IDD4R (DBI on) for BL=16

DBI ON Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL0	0	0	0	0	0	0	0	0	1	1			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	0	0	1	1			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	0	0	0	0			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	1	1	1	3			
BL21	1	1	1	1	0	0	0	0	0	4			
BL22	0	0	0	0	0	0	1	1	0	2			
BL23	0	0	0	0	1	1	1	1	0	4			
BL24	0	0	0	0	0	0	0	0	0	0			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	0	0	0	0	0	0	0	0	1	1			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	1	1	0	2			
BL29	0	0	0	0	1	1	1	1	0	4			
BL30	0	0	0	0	0	0	1	1	1	3			
BL31	1	1	1	1	0	0	0	0	0	4			
No. of 1's	8	8	8	8	8	16	16	8					



# **IDD Measurement Conditions (Continued)**

## CA pattern for IDD4R for BL=32

Clock Cycle	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
Number	OK.	CS	Communa	CAG	CAI	CAL	CAS	CAT	CAS
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Notes:

1. BA[2:0]=010, CA[9:4]=000000 or 1111111, Burst Order CA[4:2]=000 OR 111



## CA pattern for IDD4W for BL=32

- pattern :	01 100 411 101			ı			ı		
Clock Cycle	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
Number	CKL	CS	Command	CAU	CAI	CAZ	CAS	CA4	CAS
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		L	L	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L
Neteri						-		-	

Notes:

1. BA[2:0]=010, CA[9:4]=000000 or 111111



# Data pattern for IDD4W (DBI off) for BL=32

DBI OFF Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BLO	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	0	0	0	6			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	1	1	1	1	1	1	1	1	0	8			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	0	0	0	6			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	1	1	1	1	1	1	1	1	0	8			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			



## Data pattern for IDD4W (DBI off) for BL=32 (Cont'd)

DBI OFF Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL32	1	1	1	1	1	1	1	1	0	8			
BL33	1	1	1	1	0	0	0	0	0	4			
BL34	0	0	0	0	0	0	0	0	0	0			
BL35	0	0	0	0	1	1	1	1	0	4			
BL36	0	0	0	0	0	0	1	1	0	2			
BL37	0	0	0	0	1	1	1	1	0	4			
BL38	1	1	1	1	1	1	0	0	0	6			
BL39	1	1	1	1	0	0	0	0	0	4			
BL40	1	1	1	1	1	1	1	1	0	8			
BL41	1	1	1	1	0	0	0	0	0	4			
BL42	0	0	0	0	0	0	0	0	0	0			
BL43	0	0	0	0	1	1	1	1	0	4			
BL44	0	0	0	0	0	0	1	1	0	2			
BL45	0	0	0	0	1	1	1	1	0	4			
BL46	1	1	1	1	1	1	0	0	0	6			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	1	1	1	1	1	1	0	0	0	6			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	1	1	0	2			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	0	0	0	0	0	0	0	0	0	0			
BL53	0	0	0	0	1	1	1	1	0	4			
BL54	1	1	1	1	1	1	1	1	0	8			
BL55	1	1	1	1	0	0	0	0	0	4			
BL56	0	0	0	0	0	0	1	1	0	2			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	1	1	1	1	1	1	0	0	0	6			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	1	1	1	1	1	1	1	1	0	8			
BL61	1	1	1	1	0	0	0	0	0	4			
BL62	0	0	0	0	0	0	0	0	0	0			
BL63	0	0	0	0	1	1	1	1	0	4			
No. of 1's	32	32	32	32	32	32	32	32					

#### Notes:

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

<sup>1.</sup> Simplified pattern compared with last showing.



# Data pattern for IDD4R (DBI off) for BL=32

DBI OFF Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BLO	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	1	1	0	8			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	0	0	0	0			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	1	1	1	1	1	1	0	0	0	6			
BL21	1	1	1	1	0	0	0	0	0	4			
BL22	0	0	0	0	0	0	1	1	0	2			
BL23	0	0	0	0	1	1	1	1	0	4			
BL24	0	0	0	0	0	0	0	0	0	0			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	1	1	0	8			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	1	1	0	2			
BL29	0	0	0	0	1	1	1	1	0	4			
BL30	1	1	1	1	1	1	0	0	0	6			
BL31	1	1	1	1	0	0	0	0	0	4			



## Data pattern for IDD4R (DBI off) for BL=32 (Cont'd)

DBI OFF Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL32	1	1	1	1	1	1	1	1	0	8			
BL33	1	1	1	1	0	0	0	0	0	4			
BL34	0	0	0	0	0	0	0	0	0	0			
BL35	0	0	0	0	1	1	1	1	0	4			
BL36	0	0	0	0	0	0	1	1	0	2			
BL37	0	0	0	0	1	1	1	1	0	4			
BL38	1	1	1	1	1	1	0	0	0	6			
BL39	1	1	1	1	0	0	0	0	0	4			
BL40	1	1	1	1	1	1	1	1	0	8			
BL41	1	1	1	1	0	0	0	0	0	4			
BL42	0	0	0	0	0	0	0	0	0	0			
BL43	0	0	0	0	1	1	1	1	0	4			
BL44	0	0	0	0	0	0	1	1	0	2			
BL45	0	0	0	0	1	1	1	1	0	4			
BL46	1	1	1	1	1	1	0	0	0	6			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	1	1	1	1	1	1	1	1	0	8			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	0	0	0	0			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	1	1	1	1	1	1	0	0	0	6			
BL53	1	1	1	1	0	0	0	0	0	4			
BL54	0	0	0	0	0	0	1	1	0	2			
BL55	0	0	0	0	1	1	1	1	0	4			
BL56	0	0	0	0	0	0	0	0	0	0			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	1	1	1	1	1	1	1	1	0	8			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	0	0	0	0	0	0	1	1	0	2			
BL61	0	0	0	0	1	1	1	1	0	4			
BL62	1	1	1	1	1	1	0	0	0	6			
BL63	1	1	1	1	0	0	0	0	0	4			
No. of 1's	32	32	32	32	32	32	32	32					

Notes:

1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



## Data pattern for IDD4W (DBI on) for BL=32

DBI ON Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BLO	0	0	0	0	0	0	0	0	1	1			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	1	1	1	3			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	0	0	0	0	0	0	0	0	1	1			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	0	0	0	0	0	0	1	1	1	3			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	0	0	1	1			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			



## Data pattern for IDD4W (DBI on) for BL=32 (Cont'd)

DBI ON Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's			
BL32	0	0	0	0	0	0	0	0	1	1			
BL33	1	1	1	1	0	0	0	0	0	4			
BL34	0	0	0	0	0	0	0	0	0	0			
BL35	0	0	0	0	1	1	1	1	0	4			
BL36	0	0	0	0	0	0	1	1	0	2			
BL37	0	0	0	0	1	1	1	1	0	4			
BL38	0	0	0	0	0	0	1	1	1	3			
BL39	1	1	1	1	0	0	0	0	0	4			
BL40	0	0	0	0	0	0	0	0	1	1			
BL41	1	1	1	1	0	0	0	0	0	4			
BL42	0	0	0	0	0	0	0	0	0	0			
BL43	0	0	0	0	1	1	1	1	0	4			
BL44	0	0	0	0	0	0	1	1	0	2			
BL45	0	0	0	0	1	1	1	1	0	4			
BL46	0	0	0	0	0	0	1	1	1	3			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	0	0	0	0	0	0	1	1	1	3			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	1	1	0	2			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	0	0	0	0	0	0	0	0	0	0			
BL53	0	0	0	0	1	1	1	1	0	4			
BL54	0	0	0	0	0	0	0	0	1	1			
BL55	1	1	1	1	0	0	0	0	0	4			
BL56	0	0	0	0	0	0	1	1	0	2			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	0	0	0	0	0	0	1	1	1	3			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	0	0	0	0	0	0	0	0	1	1			
BL61	1	1	1	1	0	0	0	0	0	4			
BL62	0	0	0	0	0	0	0	0	0	0			
BL63	0	0	0	0	1	1	1	1	0	4			
No. of 1's	16	16	16	16	16	16	32	32	16				
No. of 1's  DBI enabled		16	16	16	16	16	32	32	16				



# Data pattern for IDD4R (DBI on) for BL=32

Data patter					BI ON Ca	ise				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4



# Data pattern for IDD4R (DBI on) for BL=32 (Cont'd)

DBI ON Case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's	
BL32	0	0	0	0	0	0	0	0	1	1	
BL33	1	1	1	1	0	0	0	0	0	4	
BL34	0	0	0	0	0	0	0	0	0	0	
BL35	0	0	0	0	1	1	1	1	0	4	
BL36	0	0	0	0	0	0	1	1	0	2	
BL37	0	0	0	0	1	1	1	1	0	4	
BL38	0	0	0	0	0	0	1	1	1	3	
BL39	1	1	1	1	0	0	0	0	0	4	
BL40	0	0	0	0	0	0	0	0	1	1	
BL41	1	1	1	1	0	0	0	0	0	4	
BL42	0	0	0	0	0	0	0	0	0	0	
BL43	0	0	0	0	1	1	1	1	0	4	
BL44	0	0	0	0	0	0	1	1	0	2	
BL45	0	0	0	0	1	1	1	1	0	4	
BL46	0	0	0	0	0	0	1	1	1	3	
BL47	1	1	1	1	0	0	0	0	0	4	
BL48	0	0	0	0	0	0	0	0	1	1	
BL49	1	1	1	1	0	0	0	0	0	4	
BL50	0	0	0	0	0	0	0	0	0	0	
BL51	0	0	0	0	1	1	1	1	0	4	
BL52	0	0	0	0	0	0	1	1	1	3	
BL53	1	1	1	1	0	0	0	0	0	4	
BL54	0	0	0	0	0	0	1	1	0	2	
BL55	0	0	0	0	1	1	1	1	0	4	
BL56	0	0	0	0	0	0	0	0	0	0	
BL57	0	0	0	0	1	1	1	1	0	4	
BL58	0	0	0	0	0	0	0	0	1	1	
BL59	1	1	1	1	0	0	0	0	0	4	
BL60	0	0	0	0	0	0	1	1	0	2	
BL61	0	0	0	0	1	1	1	1	0	4	
BL62	0	0	0	0	0	0	1	1	1	3	
BL63	1	1	1	1	0	0	0	0	0	4	
No. of 1's	16	16	16	16	16	16	32	32	16		



## **IDD Specifications**

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

## **LPDDR4 IDD Specification Parameters and Operating Conditions**

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCKmin; tRC = tRCmin;	IDD0 <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH; CS is HIGH between valid commands; CA bus inputs are SWITCHING;	IDD02	VDD <sub>2</sub>	
Data bus inputs are STABLE; ODT disabled	IDD0 <sub>Q</sub>	VDDQ	3
Idle power-down standby current: tCK = tCKmin;	IDD2P <sub>1</sub>	VDD <sub>1</sub>	
CKE is LOW; CS is LOW; All banks are idle;	IDD2P <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD2PQ	VDDQ	3
Idle power-down standby current with clock stop:  CK =LOW, CK =HIGH;	IDD2PS <sub>1</sub>	VDD <sub>1</sub>	
CKE is LOW; CS is LOW; All banks are idle;	IDD2PS <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD2PS <sub>Q</sub>	VDDQ	3
Idle non power-down standby current: tCK = tCKmin;	IDD2N <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH; CS is LOW; All banks are idle;	IDD2N <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are SWITCHING; Data bus inputs are STABLE; ODT disabled	IDD2N <sub>Q</sub>	VDDQ	3
Idle non power-down standby current with clock stoped: CK =LOW, CK =HIGH;	IDD2NS <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH; CS is LOW; All banks are idle;	IDD2NS <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are STABLE; Data bus inputs are STABLE; ODT disabled	IDD2NS <sub>Q</sub>	VDDQ	3



Parameter/Condition	Symbol	Power Supply	Notes
Active power-down standby current:	IDD3P <sub>1</sub>	VDD <sub>1</sub>	
tCK = tCKmin; CKE is LOW;	.553.1	1551	
CS is LOW;			
One bank is active;	IDD3P <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are SWITCHING;			
Data bus inputs are STABLE;	IDD3PQ	VDDQ	3
ODT disabled			
Active power-down standby current with clock stop:	IDD2DC.	VDD.	
CK=LOW, CK=HIGH;	IDD3PS <sub>1</sub>	$VDD_1$	
CKE is LOW;			
CS is LOW; One bank is active;	IDD3PS <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are STABLE;			
Data bus inputs are STABLE;	IDD2DC-	$VDD_Q$	4
ODT disabled	IDD3PSQ	VDDQ	4
Active non power-down standby current:			
tCK = tCKmin;	IDD3N <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH;			
CS is LOW;	IDD3N <sub>2</sub>	VDD <sub>2</sub>	
One bank is active;	1553112	1332	
CA bus inputs are SWITCHING;			
Data bus inputs are STABLE; ODT disabled	IDD3N <sub>Q</sub>	$VDD_Q$	4
Active non power-down standby current with clock stoped:  CK=LOW, CK =HIGH;	IDD3NS <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH;			
CS is LOW;			
One bank is active;	IDD3NS <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are STABLE;			
Data bus inputs are STABLE;	IDD3NS <sub>Q</sub>	$VDD_Q$	4
ODT disabled			
Operating burst read current:	IDD4D	VDD1	
tCK = tCKmin;	IDD4R <sub>1</sub>	VDD1	
CS is LOW between valid commands;			
One bank is active;	IDD4R <sub>2</sub>	VDD2	
BL = 16 or 32; RL = RL(min); CA bus inputs are SWITCHING;			
50% data change each burst transfer	IDDAD -	VDD-	5
ODT disabled	IDD4R <sub>Q</sub>	$VDD_Q$	3
	I		



Parameter/Condition	Symbol	Power Supply	Notes
Operating burst write current:			
tCK = tCKmin;	IDD4W <sub>1</sub>	VDD1	
CS is LOW between valid commands;			
One bank is active;	IDD4W <sub>2</sub>	VDD <sub>2</sub>	
BL = 16 or 32; WL = WL(min);	.552	1222	
CA bus inputs are SWITCHING;			
50% data change each burst transfer;	IDD4W <sub>Q</sub>	$VDD_Q$	4
ODT disabled			
All Bank Refresh Burst current:	IDDE	VDD	
tCK = tCKmin;	IDD5 <sub>1</sub>	VDD <sub>1</sub>	
CKE is HIGH between valid commands;			
tRC = tRFCabmin;	IDD5 <sub>2</sub>	VDD <sub>2</sub>	
Burst refresh;			
CA bus inputs are SWITCHING;			
Data bus inputs are STABLE;	IDD5 <sub>Q</sub>	VDDQ	4
ODT disabled			
All Bank Refresh Average current:	IDD5AB <sub>1</sub>	VDD <sub>1</sub>	
tCK = tCKmin;	IDDOADI	VDD1	
CKE is HIGH between valid commands;			
tRC = tREFI;	IDD5AB <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are SWITCHING;			
Data bus inputs are STABLE;			
ODT disabled	IDD5ABQ	VDDQ	4
Per Bank Refresh Average current:	IDDEDD.	VDD <sub>1</sub>	
tCK = tCKmin;	IDD5PB <sub>1</sub>	V D D 1	
CKE is HIGH between valid commands;			
tRC = tREFI/8;	IDD5PB <sub>2</sub>	VDD <sub>2</sub>	
CA bus inputs are SWITCHING;			
Data bus inputs are STABLE;			_
ODT disabled	IDD5PB <sub>Q</sub>	VDDQ	4



## **IDD Specifications (Continued)**

Parameter/Condition	Symbol	Power Supply	Notes
Self refresh current (Standard Temperature Range): CK=LOW, CK=HIGH;	IDD6 <sub>1</sub>	$VDD_1$	6,7,8.10
CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD6 <sub>2</sub>	VDD <sub>2</sub>	6,7,8.10
Maximum 1x Self-Refresh Rate; ODT disabled	IDD6Q	VDDQ	4,6,7,8.10
Self refresh current (Extended Temperature Range):  CK=LOW, CK = HIGH;	IDD6 <sub>ET1</sub>	$VDD_1$	7,8,11
CKE is LOW; CA bus inputs are STABLE;	IDD6 <sub>ET2</sub>	VDD <sub>2</sub>	7,8,11
Data bus inputs are STABLE;  Maximum 1x Self-Refresh Rate;  ODT disabled	IDD6 <sub>ETQ</sub>	VDDQ	4,7,8,11

#### Notes:

- 1. Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
- 2. ODT disabled: MR11[2:0] = 000B.
- 3. IDD current specifications are tested after the device is properly initialized.
- 4. Measured currents are the summation of VDDQ and VDD2.
- 5. Guaranteed by design with output load of 5pf and RON = 400hm.
- 6. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 7. This is the general definition that applies to full-array SELF REFRESH.
- 8. Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Range.
- 9. For all IDD measurements, VIHCKE =  $0.8 \times VDD2$ , VILCKE =  $0.2 \times VDD2$
- 10. IDD6 85°C is guaranteed, IDD6 45°C is typical of the distribution of the arithmetic mean.
- 11.  $IDD6_{ET}$  is typical value, is sampled only, and is not tested
- 12. Dual Channel devices are specified in dual channel operation (both channels operating together).
- 13. IDD will be derated when above 85°C.





# **IDD Specifications and Measurement Conditions**

•	ions and Meas		Mbps	
Symbol	Supply	SDP	DDP	unit
IDD01	VDD1	8.5	17	mA
IDD02	VDD2	60	120	mA
IDD0Q	VDDQ	0.45	0.9	mA
IDD2P1	VDD1	1.5	3	mA
IDD2P2	VDD2	3	6	mA
IDD2PQ	VDDQ	0.45	0.9	mA
IDD2PS1	VDD1	1.5	3	mA
IDD2PS2	VDD2	3	6	mA
IDD2PSQ	VDDQ	0.45	0.9	mA
IDD2N1	VDD1	1.75	3.5	mA
IDD2N2	VDD2	40	80	mA
IDD2NQ	VDDQ	0.45	0.9	mA
IDD2NS1	VDD1	1.75	3.5	mA
IDD2NS2	VDD2	17.5	35	mA
IDD2NSQ	VDDQ	0.45	0.9	mA
IDD3P1	VDD1	3.25	6.5	mA
IDD3P2	VDD2	10.5	21	mA
IDD3PQ	VDDQ	0.45	0.9	mA
IDD3PS1	VDD1	2.75	5.5	mA
IDD3PS2	VDD2	10.5	21	mA
IDD3PSQ	VDDQ	0.3	0.6	mA
IDD3N1	VDD1	3	6	mA
IDD3N2	VDD2	50	100	mA
IDD3NQ	VDDQ	0.45	0.9	mA
IDD3NS1	VDD1	3	6	mA
IDD3NS2	VDD2	29	58	mA
IDD3NSQ	VDDQ	0.45	0.9	mA
IDD4R1	VDD1	3.5	7	mA
IDD4R2	VDD2	260	520	mA
IDD4RQ	VDDQ	250	500	mA
IDD4W1	VDD1	3.5	7	mA
IDD4W2	VDD2	202.5	405	mA
IDD4WQ	VDDQ	3.25	6.5	mA
IDD51	VDD1	50	100	mA
IDD52	VDD2	82.5	165	mA
IDD5Q	VDDQ	0.45	0.9	mA
IDD5AB1	VDD1	30	60	mA
IDD5AB2	VDD2	41.5	83	mA
IDD5ABQ	VDDQ	0.45	0.9	mA
IDD5PB1	VDD1	30	60	mA
IDD5PB2	VDD2	41.5	83	mA
IDD5PBQ	VDDQ	0.45	0.9	mA
IDD61	VDD1	2.5	5	mA
IDD62	VDD2	5.5	11	mA
IDD6Q	VDDQ	0.45	0.9	mA



# **Electrical Characteristics and Recommended AC Timing Clock Specification**

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device.

#### **Definitions and Calculations**

Symbol	Description	Calculation	Notes
	tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.		
tCK(avg) and nCK	Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.	$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$ $where \qquad N = 200$	
	tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timingspecs are met.		
tCK(abs)	tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.		
	tCK(abs) is not subject to production test.		
tCH(avg)	tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.	$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$ $where \qquad N = 200$	
t <i>CL(avg)</i>	tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.	$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$ where $N = 200$	
tCH(abs)	tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.		
	tCH(abs) is not subject to production test.		
tCL(abs)	tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.		
	tCL(abs) is not subject to production test.		
tJIT(per)	tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).	$t_{JIT(per)} = min/max \ of \left[t_{CK_i} - t_{CK(avg)}\right]$ Where $i = 1 \ to 200$	
	tJIT(per) is not subject to production test.		
tJIT(per),act	tJIT(per),act is the actual clock jitter for a given system.		
tJIT(per),allowed	tJIT(per),allowed is the specified allowed clock period jitter.		
tJIT(cc)	tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.	$^{t}$ JIT(cc) = max of $\left[^{t}CK_{i+1} - ^{t}CK_{i}\right]$	
511(00)	tJIT(cc) defines the cycle to cycle jitter.	JITICO = IIIAX OI (CKi+1- CKi)	
	tJIT(cc) is not subject to production test.		



# **Clock AC Timings**

#### (Data rate 4267, 3733, 3200, 2400, 1600 Specifications and conditions)

• • •	<u> </u>	•	-					
Parameter	Symbol	Min/ Max	1600	2400	3200	3733	4267	Unit
Clock Timing								
		Min	1.25	0.833	0.625	0.535	0.468	ns
Average Clock Period	tCK(avg) <sup>1</sup>	Max	1.25	1.25	1.25	1.25	1.25	ns
		Min	0.46	0.46	0.46	0.46	1.25  0.46 tCK  0.54 tCK  0.46 tCK  0.46 tCK  0.54 tCK  1.25  0.46 tCK  0.54 tCK  0.54 tCK  0.54 tCK  0.54 tCK  0.55 tCK  0.43 tCK	tCK(avg)
Average high pulse width	tCH(avg)	Max	0.54	0.54	0.54	0.54	0.54	tCK(avg)
		Min	0.46	0.46	0.46	0.46	0.46	tCK(avg)
Average low pulse width	tCL(avg)	Max	0.54	0.54	0.54	0.54	0.54	tCK(avg)
Absolute Clock Period	tCK(abs)	Min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min	tCK(avg)min + tJIT(per)min		ps
Absolute clock HIGH		Min	0.43	0.43	0.43	0.43	0.43	tCK(avg)
pulse width	tCH(abs)	Max	0.57	1.25     0.833     0.625     0.535       1.25     1.25     1.25     1.25       0.46     0.46     0.46     0.46       0.54     0.54     0.54     0.54       0.46     0.46     0.46     0.46       0.54     0.54     0.54     0.54       (avg)min + tCK(avg)min + tJIT(per)min     tCK(avg)min + tJIT(per)min     tCK(avg)min + tJIT(per)min     tJIT(per)min       0.43     0.43     0.43     0.43	0.57	0.57	tCK(avg)	
Absolute clock LOW	.6.( 1 )	Min	0.43	0.43	0.43	0.43	0.43	tCK(avg)
pulse width	tCL(abs)	Max	0.57	0.57	0.57	0.57	0.57	tCK(avg)
		Min	-70	-50	-40	-36	-	ps
Clock period jitter	tJIT(per)	Max	70	50	40	36	TBD	ps
Maximum Clock Jitter	AUT()	Min	-	-	-	-	-	ps
between consecutive cycles	tJIT(cc)	Max	140	100	80	72	TBD	ps

NOTE1 Clock Frequency herewith is a reference base on JEDEC's. Precise tCK setting needs to follow where defined on speed compatible table in section "Operating frequency", exceptional setting please confirm with NTC.



# **Temperature Derating for AC timing**

Parameter	Symbol	Min/ Max	Data Rate 533/1066/1600/2133/2667/3200/3733/4267	Unit
DQS output access time from CK/CK (derated)	tDQSCK	Max	3600	ps
RAS-to-CAS delay (derated)	tRCD	Min	tRCD + 1.875	ns
ACTIVATE-to- ACTIVATE command period (derated)	tRC	Min	tRC + 3.75	ns
Row active time (derated)	tRAS	Min	tRAS + 1.875	ns
Row precharge time (derated)	tRP	Min	tRP + 1.875	ns
Active bank A to active bank B (derated)	tRRD	Min	tRRD + 1.875	ns


NOTE1 Timing derating applies for operation at 85  $^{\circ}\text{C}$  to 105  $^{\circ}\text{C}$  .




## CA Rx voltage and timing

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.



CA Receiver (Rx) mask




Across pin V<sub>REF</sub>CA voltage variation

Vcent\_CA(pin mid) is defined as the midpoint between the largest Vcent\_CA voltage level and the smallest Vcent\_CA voltage level across all CA and CS pins for a given DRAM component. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level VREF will be set by the system to account for Ron and ODT settings.



#### CK\_t, CK\_c Data-in at DRAM Pin


## Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK\_t/CK\_c crossing at the DRAM pin.

#### **CA Timings at the DRAM Pins**


All of the timing terms in figure below are measured from the CK/CK to the center(midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around Vcent\_CA(pin mid).



CA TcIPW and SRIN\_cIVW definition (for each input pulse)

#### Notes:

1. SRIN\_cIVW=VcIVW\_Total/(tr or tf), signal must be monotonic within tr and tf range.



CA VIHL\_AC definition (for each input pulse)



#### DRAM CMD/ADR, CS

Cumbal	Dovementos	Min/	Min/ Speed Grade						Nata
Symbol	Parameter	Max	1333 <sup>a</sup>	1600/1867	3200	3733	4267	Unit	Note
VcIVW	Rx Mask voltage -p-p	Max	175	175	155	150	145	mV	1,2,3
TcIVW	Rx timing window	Max	0.3	0.3	0.3	0.3	0.3	tck(avg)min	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	Min	210	210	190	180	180	mV	4,7
TcIPW	CA input pulse width	Min	0.55	0.55	0.6	0.6	0.6	tck(avg)min	5
_	Innut Claus Data aven VelVAM	Min	1	1	1	1	1	)//n a	
SRIN_cIVW	Input Slew Rate over VcIVW	Max	7	7	7	7	7	V/ns	6


a. The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

#### Notes


- 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2. Rx mask voltage VcIVW total(max) must be centered around Vcent\_CA(pin mid).
- 3. Defined over the CA internal V<sub>REF</sub> range. The Rx mask at the pin must be within the internal V<sub>REF</sub> CA range irrespective of the input signal common mode.
- 4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.
- 5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
- 6. Input slew rate over VcIVW Mask centered at Vcent\_CA(pin mid).
- 7. VIHL\_AC does not have to be met when no transitions are occurring.

NTC Proprietary

# **DRAM Data Timing**



Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group



Read data timing tQW valid window defined per DQ signal



#### Read output timings

Complete	Downwater	Min/	Speed	Grade	11	Neter
Symbol	Parameter	Max	1600/1867	2133/2400	Unit	Notes
Data Timing						
tDQSQ	DQS, DQS to DQ Skew total, per group, per access (DBIDisabled)	Max	0.18	0.18	UI*	1
tQH	DQ output hold time total from DQS, DQS (DBI-Disabled)	Min	min(tQSH, tQSL)	min(tQSH, tQSL)	UI*	1
tQW_total	DQ output window time total, per pin (DBI-Disabled)	Min	0.75	0.73	UI*	1,4
tQW_dj	DQ output window time deterministic, per pin (DBIDisabled)	Max	TBD	TBD	UI*	1,4,3
tDQSQ_DBI	DQS, DQS to DQ Skew total,per group, per access (DBI-Enabled)	Max	0.18	0.18	UI*	1
tQH_DBI	DQ output hold time total from DQS, DQS (DBI-Enabled)	Min	min(tQSH_DBI, tQSL_DBI)	min(tQSH_DBI, tQSL_DBI)	UI*	1
tQHW_total_DBI	DQ output window time total, per pin (DBI-Enabled)	Max	0.75	0.73	UI*	1,4
Data Strobe Tir	ming					
tQSL	DQS, DQS differential output low time (DBI-Disabled)	Min	tCL(abs) -0.05	tCL(abs) -0.05	tCK(avg)	4,5
tQSH	DQS, DQS differential output high time (DBI-Disabled)	Min	tCH(abs) -0.05	tCH(abs) -0.05	tCK(avg)	4,6
tQSL_DBI	DQS, DQS differential output low time (DBI-Enabled)	Min	tCL(abs) -0.045	tCL(abs) -0.045	tCK(avg)	5,7
tQSH_DBI	DQS, DQS differential output high time (DBI-Enabled)	Min	tCH(abs) -0.045	tCH(abs) -0.045	tCK(avg)	5,7

#### \*Unit UI = tCK(avg)min/2

#### Notes:

- 1. The deterministic component of the total timing. Measurement method tbd.
- 2. This parameter will be characterized and guaranteed by design.
- 3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
- tQSL describes the instantaneous differential output low pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 5. tQSH describes the instantaneous differential output high pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

#### Read output timings (Continued)

Complete I	Parameter	Min/	Speed Grade					
Symbol		Max	3200	3733	4267	Unit	Notes	
Data Timing								
tDQSQ	DQS, DQS to DQ Skew total, per group, per access (DBIDisabled)	Max	0.18	0.18	0.18	UI*	1	
tQH	DQ output hold time total from DQS, DQS (DBI-Disabled)	Min	min(tQSH, tQSL)	min(tQSH, tQSL)	min(tQSH, tQSL)	UI*	1	
tQW_total	DQ output window time total, per pin (DBI-Disabled)	Min	0.7	0.7	0.7	UI*	1,4	
tQW_dj	DQ output window time deterministic, per pin (DBIDisabled)	Max	TBD	TBD	TBD	UI*	1,4,3	
tDQSQ_DBI	DQS, DQS to DQ Skew total,per group, per access (DBI-Enabled)	Max	0.18	0.18	0.18	UI*	1	
tQH_DBI	DQ output hold time total from DQS, DQS (DBI-Enabled)	Min	min(tQSH_DBI, tQSL_DBI)	min(tQSH_DBI, tQSL_DBI)	min(tQSH_DBI, tQSL_DBI)	UI*	1	
tQHW_total_DBI	DQ output window time total, per pin (DBI-Enabled)	Max	0.7	0.7	0.7	UI*	1,4	
Data Strobe Timing								
tQSL	DQS, DQS differential output low time (DBI-Disabled)	Min	tCL(abs)-0.05	tCL(abs)-0.05	tCL(abs)-0.05	tCK(avg)	4,5	
tQSH	DQS, DQS differential output high time (DBI-Disabled)	Min	tCH(abs)-0.05	tCH(abs)-0.05	tCH(abs)-0.05	tCK(avg)	4,6	
tQSL_DBI	DQS, DQS differential output low time (DBI-Enabled)	Min	tCL(abs)-0.045	tCL(abs)-0.045	tCL(abs)-0.045	tCK(avg)	5,7	
tQSH_DBI	DQS, DQS differential output high time (DBI-Enabled)	Min	tCH(abs)-0.045	tCH(abs) -0.045	tCH(abs)-0.045	tCK(avg)	5,7	

#### \*Unit UI = tCK(avg)min/2


#### Notes:

- 1. The deterministic component of the total timing. Measurement method tbd.
- 2. This parameter will be characterized and guaranteed by design.
- 3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
- tQSL describes the instantaneous differential output low pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 5. tQSH describes the instantaneous differential output high pulse width on DQS DQS, as measured from on falling edge to the next consecutive rising edge.
- 6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.



## DQ Rx voltage and timing

The DQ input receiver mask for voltage and timing is shown figure below is applied per pin. The "total" mask (VdIVW\_total, TdiVW\_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD¹. The mask is a receiver property and it is not the valid data-eye.



Vcent\_DQ(pin\_mid) is defined as the midpoint between the largest Vcent\_DQ voltage level and the smallest Vcent\_DQ voltage level across all DQ pins for a given DRAM component. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level VREF will be set by the system to account for Ron and ODT settings.



DQ, DQS Data-in at DRAM Latch DQ, DQS Data-in at DRAM Pin Internal composite Data- Eye Non Minimum Data-Eye/ Maximum Rx Mask Center aligned to DQS DQS\_c DQS c. DQS\_t DQS\_t tDQS2DQx DQx,y,z tDQS2DQy\* All DQ signals center aligned to the Rx Mask strobe at the DRAM internal latch tDQS2DQz1 Rx Mask DRAM Pin


DQ to DQS tDQS2DQ & tDQDQ Timings at the DRAM pins referenced from the internal latch

#### Notes:

- 1. tDQS2DQ is measured at the center(midpoint) of the TdiVW window.
- 2. DQz represents the max tDQS2DQ in this example
- 3. DQy represents the min tDQS2DQ in this example

All of the timing terms in DQ to DQS are measured from the DQS/DQS to the center(midpoint) of the TdIVW window taken at the VdIVW\_total voltage levels centered around Vcent\_DQ(pin\_mid). The timings at the pins are referenced with respect to all DQ signals center aligned to the DRAM internal latch. The data to data offset is defined as the difference between the min and max tDQS2DQ for a given component.






DQ TdIPW and SRIN\_dIVW definition (for each input pulse)

#### Notes:

1. SRIN\_dIVW=VdIVW\_Total/(tr or tf), signal must be monotonic within tr and tf range.



DQ VIHL\_AC definition (for each input pulse)



# DRAM DQs In Receive Mode

Completel	Parameter	Min/	Speed Grade		11	
Symbol		Max	1600/1867 <sup>a</sup>	2133/2400	Unit	Notes
VdIVW_total	Rx Mask voltage -p-p total	Max	140	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	Max	0.22	0.22	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	Max	TBD	TBD	UI*	1,2,4 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	Min	180	180	mV	5,13
TdIPW_DQ	Input pulse width (At Vcent_DQ)	Min	0.45	0.45	UI*	6
tDQS2DQ	DQ to DQS offset	Min	200	200		7
		Max	800	800	ps	
tDQDQ	DQ to DQ offset	Max	30	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	Max	0.6	0.6	ps/°C	9
tDQS2DQ_Volt	DQ to DQS offset voltage variation	Max	33	33	ps/50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	Min	1	1		11
		Max	7	7	V/ns	
tDQS2DQ_rank 2rank	DQ to DQS offset rank to rank variation	Mas	200	200	ps	14,15,16

A. The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW\_total(ps) = 137.5ps at or below 1600 operating frequencies.

#### \*UI=tCK(avg)min/2

#### Notes:

- 1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3. Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- 4. Vcent\_DQ must be within the adjustment range of the DQ internal Vref..
- 5. DQ only input pulse amplitude into the receiver must meet or exceed VIHLAC at any point over the total UI. No timing requirement above level. VIHLAC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
- 6. DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid). .
- DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9. TDQS2DQ max delay variation as a function of temperature.



**NTC Proprietary Level: Property** 

# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

- 10. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement VDDQ = VDD2 is assumed.
- 11. Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
- 12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 13. VIHL\_AC does not have to be met when no transitions are occurring.
- 14. The same voltage and temperature are applied to tDQS2DQ\_rank2rank.
- 15. tDQS2DQ\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 16. tDQS2DQ\_rabk2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.



#### **DRAM DQs In Receive Mode (Continued)**

Completel	Parameter	Min/	Speed Grade			Hait	
Symbol		Max	3200	3733	4267	Unit	Notes
VdIVW_total	Rx Mask voltage -p-p total	Max	140	130	120	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	Max	0.25	0.25	0.25	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	Max	TBD	TBD	TBD	UI*	1,2,4 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	Min	180	180	170	mV	5,13
TdIPW_DQ	Input pulse width (At Vcent_DQ)	Min	0.45	0.45	0.45	UI*	6
1000000	DQ to DQS offset	Min	200	250	200	- ps	7
tDQS2DQ		Max	800	700	800		
tDQDQ	DQ to DQ offset	Max	30	30	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	Max	0.6	0.4	0.6	ps/°C	9
tDQS2DQ_Volt	DQ to DQS offset voltage variation	Max	33	25	33	ps/50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	Min	1	1	1	V/ns	11
		Max	7	7	7		
tDQS2DQ_rank 2rank	DQ to DQS offset rank to rank variation	Mas	200	200	200	ps	14,15,16

#### \*UI=tCK(avg)min/2

#### Notes:

- 1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3. Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- 4. Vcent\_DQ must be within the adjustment range of the DQ internal Vref..
- 5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
- 6. DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid). .
- DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9. TDQS2DQ max delay variation as a function of temperature.
- 10. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature



NTC Proprietary **Level: Property** 

# LPDDR4 4Gb/8Gb(DDP) SDRAM 4Gb: NT6AN256M16AV 8Gb: NT6AN256T32AV

on the package. For tester measurement VDDQ = VDD2 is assumed.

- 11. Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
- 12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 13. VIHL\_AC does not have to be met when no transitions are occurring.
- 14. The same voltage and temperature are applied to tDQS2DQ\_rank2rank.
- 15. tDQS2DQ\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 16. tDQS2DQ\_rabk2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.





# **Revision History**

Version	Page	Modified	Description	Released
1.3	-	-	Official Release.	05/2019
1.4	-	-	Align with JEDEC new update	10/2019



http://www.nanya.com/