

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Feature

- Double-data rate architecture; two data transfer per clock cycle
- Bidirectional, data strobe (DQS, /DQS) is transmitted/received with data, to be used in capturing data at the receiver
- Differential clock inputs (CK and /CK)
- Differential data strobe (DQS and /DQS)
- Commands & addresses entered on both positive & negative CK edge; data and data mask referenced to both edges of DQS
- Eight internal banks for concurrent operation
- Data mask (DM) for write data
- Programmable Burst Lengths: 4 ,8 or 16
- Burst type: Sequential or interleave
- Programmable RL (Read latency) & WL (Write latency)
- Clock Stop capability during idle period
- Auto Precharge for each burst access
- Configurable Drive Strength (DS)
- Auto Refresh and Self Refresh Modes
- Optional Partial Array Self Refresh (PASR) and Temperature Compensated Self Refresh (TCSR)
- Deep Power Down Mode (DPD)
- HSUL_12 compatible inputs (High Speed Unterminated Logic 1.2V)
- VDD2/VDDCA/VDDQ= 1.14~1.28V; VDD1= 1.70~1.95V

Table 1: Key Timing Parameters

Speed Grade	Data Rate (Mb/s)	Write Latency	Read Latency
-18	1066	4	8
-25	800	3	6
-3	667	2	5

Options

- VDD1/VDD2/VDDQ/VDDCA
-1.8V/1.2V/1.2V/1.2V (S4B) L
- Configuration
-64Meg x 64 (8M x 32 x 8 banks x 2dies) 64T64
- RoHS compliance and Halogen free
- Package
-216-ball PoP-VFBGA (x64) R
- Timing – cycle time
-1.8ns @ RL=8 (533MHz – DDR1066) G0
-2.5ns @ RL=6 (400MHz – DDR800) G1
-3.0ns @ RL=5 (333MHz – DDR667) G2
- Operating temperature range
-Commercial (-25°C to +85°C)
-Industrial (-40°C to +85°C)
-Extended(+85°C to +105°C)

Marking

Table 2: Configuration Addressing

Parameter		2Gb
Device Type		S4
Bank address		BA0-BA2
X16	Row addressing	R0-R13
	Column addressing	C0-C9
X32	Row addressing	R0-R13
	Column addressing	C0-C8

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Description

This device contains the following number of bits:

2Gb+2Gb has “2,147,483,648 x2” bits.

The 2Gb Mobile LPDDR2-S4 SDRAM is a high-speed CMOS, dynamic random-access memory containing 2,147,483,648 bits.


The LPDDR2-S4 is internally configured as an eight-bank DRAM. Each of the x16's 268,435,456-bit banks is organized as 16,384 rows by 1024 column by 16 bits. Each of the x32's 268,435,456-bit banks is organized as 16,384 rows by 512 column by 32 bits.

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Block Diagram



NT6TL64T64AR


Ordering Information

Organization	Part Number	Package	Speed			
			'CK (ns)	Clock (MHz)	Data Rate (Mb/s/pin)	RL
64M x 64 (64M x 32 x 2 dies) (S4B)	NT6TL64T64AR -G0	216-Ball PoP	1.8	533	1066	8
	NT6TL64T64AR -G1		2.5	400	800	6
	NT6TL64T64AR -G2	12mm x 12mm	3.0	333	667	5
	NT6TL64T64AR -G1I	0.4mm ball pitch	2.5	400	800	6
	NT6TL64T64AR -G2I		3.0	333	667	5

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

NANYA Mobile Component/Wafer Part Numbering Guide:




4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Pin Configuration — 216 balls 2channel PoP-VFBGA Package

< TOP View >


See the balls through the package



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Package Dimensions (216 balls; 12mm x 12mm, 0.4mm ball Pitch; 2 channel PoP-VFBGA Package)



Notes:

1. All dimensions are in millimeters.

Input / Output Functional Description

Symbol	Type	Function
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All Double Data Rate (DDR) CA input signals are sampled on both positive and negative edge of CK. CS_n and CKE inputs are sampled at the positive edge of CK. AC timings are referenced to clock.
CKE	Input	Clock Enable: CKE high activates, and CKE low deactivates internal clock signals, and device input buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
CS_n	Input	Chip Select: CS_n is considered part of the command code. CS_n is sampled at the positive Clock edge.
CA0 – CA9	Input	Command/Address Inputs: Uni-directional command/address bus inputs. Provide the command and address inputs according to the command truth table. CA is considered part of the command code.
DM0-DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matched the DQ and DQS (or /DQS). DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2 corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.
DQ0-DQ31	Input/output	Data Bus: Bi-directional Input / Output data bus.
DQS, /DQS DQS0-3, /DQS0-3	Input/output	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and /DQS). It is output with read data and input with write data. DQS is edge-aligned to read data, and centered with write data. DQS0 & /DQS0 corresponds to the data on DQ0-DQ7, DQS1 & /DQS1 corresponds to the data on DQ8-DQ15, DQS2 & /DQS2 corresponds to the data on DQ16-DQ23, DQS3 & /DQS3 corresponds to the data on DQ24-DQ31.
NC	-	No Connect: No internal electrical connection is present.
ZQ	Input	Reference Pin for Output Drive Strength Calibration. External impedance (240-ohm): this signal is used to calibrate the device output impedance.
VDDQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
VSSQ	Supply	DQ Ground: Isolated on the die for improved noise immunity.
VDDCA	Supply	Command / Address Power Supply.
VSSCA	Supply	Command / Address Ground: Isolated on the die for improved noise immunity.
VREFDQ, VREFCA	Supply	Reference Voltage: VREFDQ is reference for DQ input buffers. VREFCA is reference for Command / Address input buffers.

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR


Symbol	Type	Function
V _{DD1}	Supply	Core power supply 1.
V _{DD2}	Supply	Core power supply2.
V _{SS}	Supply	Common Ground.

Notes: Data includes DQ and DM.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Functional Block Diagram – LPDDR2-S4



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Simplified State Diagram



Abbreviation	Function	Abbreviation	Function	Abbreviation	Function
ACT	Active	PD	Enter Power Down	REF	Refresh
RD(A)	Read (w/ Autoprecharge)	PDX	Exit Power Down	SREF	Enter self refresh
WR(A)	Write (w/ Autoprecharge)	DPDX	Exit Deep Power Down	SREFX	Exit self refresh
PR(A)	Precharge (All)	DPDX	Exit Deep Power Down		
MRW	Mode Register Write	BST	Burst Terminate		
MRR	Mode Register Read	RESET	Reset is achieved through MRW command		

Notes: 1. For LPDDR2-S4 SDRAM in the idle state, all banks are precharged.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Electrical Specifications

Absolute Maximum DC Ratings

Symbol	Parameter	Min	Max	Units
V _{DD1}	Voltage on V _{DD1} pin relative to V _{SS}	-0.4	2.3	V
V _{DD2}	Voltage on V _{DD2} pin relative to V _{SS}	-0.4	1.6	V
V _{DDCA}	Voltage on V _{DDCA} pin relative to V _{SS}	-0.4	1.6	V
V _{DDQ}	Voltage on V _{DDQ} pin relative to V _{SS}	-0.4	1.6	V
V _{in} , V _{out}	Voltage on any pin relative to V _{SS}	-0.4	1.6	V
T _{stg}	Storage Temperature (plastic)	-55	+125	°C

Notes:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JEDEC51-2 standard.
- V_{DD2} and V_{DDQ} / V_{DDCA} must be within 200mV of each other at all times.
- Voltage on any I/O may not exceed voltage on V_{DDQ}; Voltage on any CA input may not exceed voltage on V_{DDCA}.
- V_{REF} must always be less than all other supply voltages.
- The voltage difference between any V_{SS}, V_{SSQ}, or V_{SSCA} pins may not exceed 100mV.

Input / Output Capacitance

Symbol	Parameter	LPDDR2 1066-466		LPDDR2 400-200		Unit
		Min	Max	Min	Max	
C _{CK}	Input capacitance: CK, /CK	1	2	1	2	pF
C _{DCK}	Input capacitance delta: CK, /CK	0	0.2	0	0.25	pF
C _I	Input capacitance: all other input-only pins	1	2	1	2	pF
C _{DI}	Input capacitance delta: all other input-only pins	-0.4	0.4	-0.5	0.5	pF
C _{IO}	Input/output capacitance: DQ, DQS, /DQS, DM	1.25	2.5	1.25	2.5	pF
C _{DDQS}	Input/output capacitance delta: DQS, /DQS	0	0.25	0	0.3	pF
C _{DIO}	Input/output capacitance delta: DQ, DM	-0.5	0.5	-0.6	0.6	pF
C _{ZQ}	Input/output capacitance: ZQ	0	0.25	0	0.25	pF

NT6TL64T64AR

Notes:

1. VDDQ = 1.14-1.3V; VDDCA = 1.14-1.3V; VDD1 = 1.7-1.95V LPDDR2-S4A VDD2= 1.28-1.42V
2. This parameter applies to die devices only (does not include package capacitance).
3. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSCA, and VSSQ applied; all other pins are left floating.
4. Absolute value of CCK - /CCK.
5. CI applies to /CS, CKE, and CA[9:0].
6. $CDI = CI - 0.5 \times (CCK + /CCK)$
7. DM loading matches DQ and DQS.
8. MR3 I/O configuration DS OP[3:0] = 0001B (34.3 ohm typical)
9. Absolute value of CDQS and /CDQS.
10. $CDIO = CIO - 0.5 \times (CDQS + /CDQS)$ in byte-lane.
11. Maximum external load capacitance on ZQ pin: 5pF.

Temperature Range

Symbol	Parameter / Condition	Min	Norm	Max	Unit	Notes
T _{CASE}	Commercial	-25	-	+85	°C	
T _{CASE}	Industrial (IT)	-40	-	+85	°C	
T _{CASE}	Extended	+85		+105	°C	

Notes:

1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
2. Some operations require operation of LPDDR2 in the maximum temperature condition in the Extended Temperature Range between 85°C and 105°C case temperatures. For LPDDR2 device, some derating is necessary to operate in this range. Detail, refer to Trefw (page 45) and MR4_Device Temperature (page 72)

AC/DC Electrical Characteristics and Operating Conditions

DC Electrical Characteristics and Operating Conditions							
Symbol	Parameter	Min	Norm	Max	Unit	Notes	
Power Supply							
V _{DD1}	Core Supply voltage 1	1.70	1.80	1.95	V		
V _{DD2}	Core Supply voltage 2 (S4A)	1.28	1.35	1.42	V	1	
	Core Supply voltage 2 (S4B)	1.14	1.20	1.30	V	1	
V _{DDCA}	Input Supply Voltage (Command / Address)	1.14	1.20	1.30	V	1	
V _{DDQ}	I/O Supply voltage (DQ)	1.14	1.20	1.30	V	1	
V _{REFCA} (DC)	Input reference voltage (Command / Address)	0.49 x V _{DDCA}	0.50 x V _{DDCA}	0.51 x V _{DDCA}	V	2	
V _{REFDQ} (DC)	Input reference voltage (DQ)	0.49 x V _{DDQ}	0.50 x V _{DDQ}	0.51 x V _{DDQ}	V	2	
Leakage current							
I _I	Input leakage current						
	Any input $0 \leq V_{IN} \leq V_{DDQ} / V_{DDCA}$, All other pins not under test = 0V	-2	-	2	Ua		
I _{VREF}	V _{REF} leakage current; V _{REFDQ} = V _{DDQ} /2 or V _{REFCA} = V _{DDCA} /2 (all other pins not under test = 0V)	-1	-	1	Ua		
AC/DC Input Operating Conditions							
CA inputs (Address and Command) and /CS inputs							
Symbol	Parameter	LPDDR2 1066-400		LPDDR2 400-200		Unit	Notes
		Min	Max	Min	Max		
V _{IHCA} (AC)	AC Input logic HIGH voltage	V _{REFCA} + 220mV	-	V _{REFCA} + 300mV	-	Mv	
V _{IHCA} (DC)	DC Input logic HIGH voltage	V _{REFCA} + 130mV	V _{DDCA}	V _{REFCA} + 200mV	V _{DDCA}	Mv	
V _{ILCA} (AC)	AC Input logic LOW voltage	-	V _{REFCA} - 220mV	-	V _{REFCA} - 300mV	Mv	
V _{ILCA} (DC)	DC Input logic LOW voltage	V _{SSCA}	V _{REFCA} - 130mV	V _{SSCA}	V _{REFCA} - 200mV	Mv	
V _{REFCA} (DC)	Reference voltage for CA and /CS inputs	0.49 x	0.51 x	0.49 x	0.51 x	Mv	

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

		V _{DDCA}	V _{DDCA}	V _{DDCA}	V _{DDCA}		
--	--	-------------------	-------------------	-------------------	-------------------	--	--

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR


Symbol	Parameter	LPDDR2 1066-400		LPDDR2 400-200		Unit	Notes
		Min	Max	Min	Max		
Data inputs (DQ & DM)							
$V_{IHDQ(AC)}$	AC Input logic HIGH voltage	$V_{REFDQ} + 220\text{mV}$	-	$V_{REFDQ} + 300\text{mV}$	-	Mv	
$V_{IHDQ(DC)}$	DC Input logic HIGH voltage	$V_{REFDQ} + 130\text{mV}$	V_{DDQ}	$V_{REFDQ} + 200\text{mV}$	V_{DDQ}	Mv	
$V_{ILDQ(AC)}$	AC Input logic LOW voltage	-	$V_{REFDQ} - 220\text{mV}$	-	$V_{REFDQ} - 300\text{mV}$	Mv	
$V_{ILDQ(DC)}$	DC Input logic LOW voltage	V_{SSQ}	$V_{REFDQ} - 130\text{mV}$	V_{SSQ}	$V_{REFDQ} - 200\text{mV}$	Mv	
$V_{REFDQ(DC)}$	Reference voltage for DQ and DM inputs	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	Mv	
Clock enable inputs (CKE)							
Symbol	Parameter	Min		Max		Unit	Notes
$V_{IHCKE(AC)}$	CKE AC Input HIGH voltage	$0.8 \times V_{DDCA}$		-		V	
$V_{ILCKE(AC)}$	CKE AC Input LOW voltage	-		$0.2 \times V_{DDCA}$		V	

Notes:

- V_{DD2} and V_{DDQ}/V_{DDCA} must be within 200mV of each other all the times.
- V_{REFA} and V_{REFDQ} are expected to equal $V_{DDCA}/2$ and $V_{DDQ}/2$, respectively, of the transmitting device and to track variations in the DC level of the same. Peak-to-Peak noise (non-common node) on V_{REFA} and V_{REFDQ} may not exceed +/- 2% of the DC value. Peak-to-Peak AC noise on V_{REFA} and V_{REFDQ} may not exceed +/- 2% of $V_{REF(DC)}$ value. This measurement is to be taken at the nearest V_{REFDQ} or V_{REFA} bypass capacitor.
- V_{DD} and V_{DDQ} must track each other and V_{DDQ} must be less than or equal to V_{DD} .
- All voltages referenced to V_{SS} .
- All parameters assume proper device initialization.
- Tests for AC timing, I_{DD} , and electrical AC and DC characteristics may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage and temperature range specified.
- The typical value of $V_{OX(AC)}$ is expected to be about $0.5 \times V_{DDQ}$ of the transmitting device and $V_{OX(AC)}$ is expected to track variations in V_{DDQ} . $V_{OX(AC)}$ indicates the voltage at which differential output signals must cross.

V_{REF} Tolerance

The DC tolerance limits and AC noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrated below. This figure shows a valid reference voltage V_{REF}(t) as a function of time. V_{DD} is used in place of V_{DDCA} for V_{REFCA}, and V_{DDQ} for V_{REFDQ}. V_{REF(DC)} is the linear average of V_{REF}(t) over a very long period of time (e.g., 1 second) and is specified as a fraction of the linear average of V_{DDQ} or V_{DDCA}, also over a very long period of time (e.g., 1 second). This average must meet the MIN/MAX requirements. Additionally, V_{REF}(t) can temporarily deviate from V_{REF(DC)} by no more than ±1% V_{DD}. V_{REF}(t) cannot track noise on V_{DDQ} or V_{DDCA} if doing so would force V_{REF} outside these specifications.



V_{REF} DC Tolerance and V_{REF} AC Noise Limits

The voltage levels for setup and hold time measurements V_{IH(AC)}, V_{IH(DC)}, V_{IL(AC)}, and V_{IL(DC)} are dependent on V_{REF}. V_{REF} DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When V_{REF} is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:

- V_{REF} is maintained between 0.44 x V_{DDQ} (or V_{DDCA}) and 0.56 x V_{DDQ} (or V_{DDCA}), and the controller achieves the required single-ended AC and DC input levels from instantaneous V_{REF}.


System timing and voltage budgets must account for V_{REF} deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with V_{REF} AC noise. Timing and voltage effects due to AC noise on V_{REF} up to the specified limit (±1% V_{DD}) are included in LPDDR2 timings and their associated deratings.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Input Signal




LPDDR2 466-1066 Input Signal

Notes:

1. Numbers reflect typical values.
2. For CA[9:0], CK, /CK, /CS, and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and /DQS, VDD stands for VDDQ.
3. For CA[9:0], CK, /CK, /CS, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and /DQS, VSS stands for VSSQ.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




LPDDR2 200-400 Input Signal

Notes:

1. Numbers reflect typical values.
2. For CA[9:0], CK, /CK, /CS, and CKE, V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and /DQS, V_{DD} stands for V_{DDQ} .
3. For CA[9:0], CK, /CK, /CS, and CKE, V_{SS} stands for V_{SSCA} . For DQ, DM, DQS, and /DQS, V_{SS} stands for V_{SSQ} .

AC and DC Logic Levels for Differential Signals



Differential AC and DC Input Levels

Differential Inputs logical levels (CK, /CK – $V_{REF} = V_{REFCA(DC)}$; DQS, /DQS: $V_{REF} = V_{REFDQ(DC)}$)							
Symbol	Parameter	LPDDR2 1066-400		LPDDR2 400-200		Unit	Notes
		Min	Max	Min	Max		
$V_{IHdiff(AC)}$	Differential input voltage HIGH AC	2 x $(V_{IH(AC)} - V_{REF})$	-	2 x $(V_{IH(AC)} - V_{REF})$	-	V	
$V_{ILdiff(AC)}$	Differential input voltage LOW AC	-	2 x $(V_{REF} - V_{IL(AC)})$	-	2 x $(V_{REF} - V_{IL(AC)})$	V	
$V_{IHdiff(DC)}$	Differential input voltage HIGH DC	2 x $(V_{IH(DC)} - V_{REF})$	-	2 x $(V_{IH(DC)} - V_{REF})$	-	V	
$V_{ILdiff(DC)}$	Differential input voltage LOW DC	-	2 x $(V_{REF} - V_{IL(DC)})$	-	2 x $(V_{REF} - V_{IL(DC)})$	V	

Notes:

1. These values are not defined, however the single-ended signals CK, /CK, DQS, and /DQS must be within the respective limits ($V_{IH(DC)max}$, $V_{IL(DC)min}$) for single-ended signals and must comply with the specified limitations for overshoot and undershoot.
2. For CK and /CK, use $V_{IH/VIL(AC)}$ of CA and V_{REFCA} ; for DQS and /DQS, use $V_{IH/VIL(AC)}$ of DQ and V_{REFDQ} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
3. Used to define a differential signal slew-rate.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


CK, /CK and DQS, /DQS Time Requirement Before Ring back (t_{DVAC})

Slew Rate (V/ns)	t_{DVAC} (ps) at $V_{IH}/V_{Ildiff(AC)} = 440\text{Mv}$	t_{DVAC} (ps) at $V_{IH}/V_{Ildiff(AC)} = 600\text{Mv}$
	Min	Max
>4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
<1.0	150	0

Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, /CK, DQS, and /DQS) must also comply with certain requirements for single-ended signals. CK and /CK must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle. DQS, /DQS must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed-bin.



Single-Ended Requirement for Differential Signals

Note that while CA and DQ signal requirements are referenced to VREF, the single-ended components of differential signals also have a

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

requirement with respect to $V_{DDQ}/2$ for DQS, and $V_{DDCA}/2$ for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach $V_{SEL(AC)max}$ or $V_{SEH(AC)min}$ has no bearing on timing; this requirement does, however, add a restriction on the common mode characteristics of these signals.

Single-Ended Levels for CK, /CK, DQS, /DQS


Symbol	Parameter	LPDDR2 1066-400		LPDDR2 400-200		Unit	Notes
		Min	Max	Min	Max		
$V_{SEH(AC)}$	Single-ended HIGH level for strobes	$(V_{DDQ}/2+0.22)$	-	$(V_{DDQ}/2+0.30)$	-	V	
	Single-ended HIGH level for CK, /CK	$(V_{DDCA}/2+0.22)$	-	$(V_{DDCA}/2+0.30)$	-	V	
$V_{SEL(AC)}$	Single-ended LOW level for strobes	-	$(V_{DDQ}/2-0.22)$	-	$(V_{DDQ}/2+0.30)$	V	
	Single-ended LOW level for CK, /CK	-	$(V_{DDCA}/2-0.22)$	-	$(V_{DDCA}/2+0.30)$	V	

Notes:

1. These values are not defined, however the single-ended signals CK, /CK, DQS0, /DQS0, DQS1, /DQS1, DQS2, /DQS2, DQS3, /DQS3 must be within the respective limits ($V_{IH(DC)max}$, $V_{IL(DC)min}$) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot..
2. For CK and /CK, use $V_{SEH}/V_{SEL(AC)}$ of CA; for strobes (DQS[3:0] and /DQS[3:0]) use $V_{IH}/V_{IL(AC)}$ of DQ.
3. $V_{IH(AC)}$ and $V_{IL(AC)}$ for DQ are based on V_{REFDQ} ; $V_{SEH(AC)}$ and $V_{SEL(AC)}$ for CA are based on V_{REFCA} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

Differential input Cross-Point Voltage

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross-point voltage of differential input signals (CK, /CK, DQS, and /DQS) must meet the specifications bellow. The differential input cross-point voltage (V_{IX}) is measured from the actual cross point of true and complement signals to the midlevel between V_{DD} and V_{SS} .



Cross-Point Voltage for Differential Input Signals (CK, /CK, DQS, /DQS)

Symbol	Parameter	LPDDR2 200-1066		Unit	Notes
		Min	Max		
$V_{IXCA(AC)}$	Differential input cross-point voltage relative to $V_{DDCA}/2$ for CK and /CK	-120	+120	Mv	
$V_{IXDQ(AC)}$	Differential input cross-point voltage relative to $V_{DDQ}/2$ for DQS and /DQ	-120	+120	Mv	

Notes:


- The typical value of $V_{IX(AC)}$ is expected to be about $0.5 \times V_{DD}$ of the transmitting device, and it is expected to track variations in V_{DD} . $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.
- For CK and /CK, $V_{REF} = V_{REFCA(DC)}$. For DQS and /DQS, $V_{REF} = V_{REFDQ(DC)}$.

Differential Input Slew Rate Definition

Description	Defined by	Measured	
		From	To
Differential input slew rate for rising edge (CK, /CK and DQS, /DQS)	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TR_{diff}$	$V_{ILdiffmax}$	$V_{IHdiffmin}$
Differential input slew rate for falling edge (CK, /CK and DQS, /DQS).	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TF_{diff}$	$V_{IHdiffmin}$	$V_{ILdiffmax}$

Notes:

The differential signals (CK, /CK and DQS, /DQS) must be linear between these thresholds.



Differential Input Slew Rate Definition for CK, /CK, DQS and /DQS

Output Characteristics and Operating Conditions

Single-Ended AC and DC Output Levels

Symbol	Parameter	LPDDR2 200-1066	Unit	Notes
$V_{OH(AC)}$	AC output HIGH measurement level (for output slew rate)	$V_{REF} + 0.12$	V	
$V_{OL(AC)}$	AC output LOW measurement level (for output slew rate)	$V_{REF} - 0.12$	V	
$V_{OH(DC)}$	DC output HIGH measurement level (for I-V curve linearity)	$0.9 \times V_{DDQ}$	V	
$V_{OL(DC)}$	DC output LOW measurement level (for I-V curve linearity)	$0.1 \times V_{DDQ}$	V	
I_{OZ}	Output leakage current (DQ, DM, DQS, /DQS) (DQ, DQS, /DQS are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$)	Min	-5	Ua
		Max	5	Ua
Mmpupd	Delta output impedance between pull-up and pull-down for DQ/DM	Min	-15	%
		Max	15	%

Notes:

- $I_{OH} = -0.1Ma$.
- $I_{OL} = 0.1Ma$.

Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2 200-1066	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output HIGH measurement level (for output slew rate)	$+ 0.25 \times V_{DDQ}$	V	
$V_{OLdiff(AC)}$	AC differential output LOW measurement level (for output slew rate)	$- 0.25 \times V_{DDQ}$	V	

Single-ended Output Slew Rate


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Differential Input Slew Rate Definition

Description	Defined by	Measured	
		From	To
Single-ended output slew rate for rising edge	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TRSE$	$V_{OL(AC)}$	$V_{OH(AC)}$
Single-ended output slew rate for falling edge	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TFSE$	$V_{OH(AC)}$	$V_{OL(AC)}$

Notes:

Output slew rate is verified by design and characterization, and may not be subject to production testing.



Single-Ended Output Slew Rate Definition

Single-Ended Output Slew Rate

Symbol	Parameter	LPDDR2 200-1066		Unit
		Min	Max	
SRQ _{SE}	Single-ended output slew rate (output impedance = 40 Ω ± 30%)	1.5	3.5	V/ns
SRQ _{SE}	Single-ended output slew rate (output impedance = 60 Ω ± 30%)	1.0	2.5	V/ns
	Output slew-rate-matching ratio (pull-up to pull-down)	0.7	1.4	

Definitions:

SR = slew rate

Q = query output (similar to DQ = data-in, query-output)

se = single-ended signals

Notes:

1. Measured with output reference load.
2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
3. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

Differential Output Slew Rate


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{O\text{diff}(AC)}$ and $V_{OH\text{diff}(AC)}$ for differential signals.

Differential Input Slew Rate Definition

Description	Defined by	Measured	
		From	To
Differential output slew rate for rising edge	$[V_{OH\text{diff}(AC)} - V_{OL\text{diff}(AC)}] / \Delta TR_{\text{diff}}$	$V_{OL\text{diff}(AC)}$	$V_{OH\text{diff}(AC)}$
Differential output slew rate for falling edge	$[V_{OH\text{diff}(AC)} - V_{OL\text{diff}(AC)}] / \Delta TF_{\text{diff}}$	$V_{OH\text{diff}(AC)}$	$V_{OL\text{diff}(AC)}$

Notes:

Output slew rate is verified by design and characterization, and may not be subject to production testing.



Differential Output Slew Rate Definition

Differential Output Slew Rate

Symbol	Parameter	LPDDR2 200-1066		Unit
		Min	Max	
$SR_{Q\text{diff}}$	Differential output slew rate (output impedance = $40\ \Omega \pm 30\%$)	3.0	7.0	V/ns
$SR_{Q\text{diff}}$	Differential output slew rate (output impedance = $60\ \Omega \pm 30\%$)	2.0	5.0	V/ns

Definitions:

SR = slew rate

Q = query output (similar to DQ = data-in, query-output)

diff = differential signals

Notes:

1. Measured with output reference load.
2. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
3. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


AC Overshoot/Undershoot Specification

Applies for CA[9:0], /CS, CKE, CK, /CK, DQ, DQS, /DQS, DM.

Parameter		1066	933	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	Max	0.35							V
Maximum peak amplitude provided for undershoot area	Max	0.35							V
Maximum area above VDD	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V
Maximum area below VSS	Max	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V

Notes:

1. VDD stands for VDDCA for CA[9:0], CK, /CK, /CS, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and /DQS.
2. VSS stands for VSSCA for CA[9:0], CK, /CK, /CS, and CKE. VSS stands for VSSQ for DQ, DM, DQS, and /DQS.




Overshoot and Undershoot Definition

Notes:

1. VDD stands for VDDCA for CA[9:0], CK, /CK, /CS, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and /DQS.
2. VSS stands for VSSCA for CA[9:0], CK, /CK, /CS, and CKE. VSS stands for VSSQ for DQ, DM, DQS, and /DQS.

HSUL_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.



HSUL_12 Driver Output Reference Load for Timing and Slew Rate

Notes:

All output timing parameter values (Tdqsk, Tdqsq, Tqhs, Thz, Trpre etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Output Driver Impedance


The output driver impedance is selected by a mode register during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown in below. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{ABS(I_{OUT})}$$

When R_{ONPD} is turned off.

$$R_{ONPD} = \frac{V_{OUT}}{ABS(I_{OUT})}$$

When R_{ONPU} is turned off.



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Output Impedance Characteristics with ZQ Calibration

Output driver impedance is defined by the value of the external reference resistor RZQ. Typical RZQ is 240Ω.

Output Driver DC Electrical Characteristics with ZQ Calibration

R_{Onnom}	Resistor	V_{OUT}	Min	Typ	Max	Unit
34.3Ω	RON34PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/7
	RON34PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/7
40.0Ω	RON40PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/6
	RON40PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/6
48.0Ω	RON48PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/5
	RON48PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/5
60.0Ω	RON60PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/4
	RON60PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/4
80.0Ω	RON80PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/3
	RON80PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/3
120.0Ω	RON120PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/2
	RON120PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/2
Mismatch between pull-up and pull-down	MMPUPD		-15.00		+15.00	%

Notes:

1. Applies across entire operating temperature range after calibration.
2. RZQ = 240Ω.
3. The tolerance limits are specified after calibration, with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see "Output Driver Temperature and Voltage Sensitivity".
4. Pull-down and pull-up output driver impedances should be calibrated at $0.5 \times V_{DDQ}$.
5. Measurement definition for mismatch between pull-up and pull-down,

MMPUPD: Measure RONPU and RONPD, both at $0.5 \times V_{DDQ}$:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ONNOM}} \times 100$$

For example, with MMPUPD (MAX) = 15% and RONPD = 0.85, RONPU must be less than 1.0

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen as specified below.

Output Driver Sensitivity Definition

Resistor	V _{OUT}	Min	Max	Unit
RONPD	0.5 × V _{DDQ}	$85 - (dRONdT \times \Delta T) - (dRONdV \times \Delta V)$	$115 - (dRONdT \times \Delta T) - (dRONdV \times \Delta V)$	%
RONPU				

Notes:

1. $\Delta T = T - T(@ \text{ calibration})$. $\Delta V = V - V(\text{at calibration})$.
2. dRONdT and dRONdV are not subject to production testing; they are verified by design and characterization.

Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
RONPD	RON temperature sensitivity	0.00	0.75	%/°C
RONPU	RON voltage sensitivity	0.00	0.20	%/mV

Output Impedance Characteristics without ZQ Calibration

Output driver impedance is defined by design and characterization as the default setting.

Output Driver DC Electrical Characteristics without ZQ Calibration

R_{Onnom}	Resistor	V_{OUT}	Min	Typ	Max	Unit
34.3 Ω	RON34PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/7
	RON34PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/7
40.0 Ω	RON40PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/6
	RON40PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/6
48.0 Ω	RON48PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/5
	RON48PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/5
60.0 Ω	RON60PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/4
	RON60PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/4
80.0 Ω	RON80PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/3
	RON80PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/3
120.0 Ω	RON120PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/2
	RON120PD	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	Rzq/2

Notes:

1. Applies across entire operating temperature range, without calibration.
2. Rzq = 240 Ω .

4Gb LPDDR2-S4 SDRAM


NT6TL64T64AR

I-V curve


Voltage (V)	RON = 240Ω (Rzq)							
	Pull-Down				Pull-Up			
	Current (Ma) / RON (ohms)				Current (Ma) / RON (ohms)			
	Default Value after ZQRESET		With Calibration		Default Value after ZQRESET		With Calibration	
	Min (Ma)	Max (Ma)	Min (Ma)	Max (Ma)	Min (Ma)	Max (Ma)	Min (Ma)	Max (Ma)
0	0	0	0	0	0	0	0	0
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26
0.1	0.38	0.64	0.4	0.53	-0.38	-0.64	-0.40	-0.53
0.15	0.56	0.94	0.6	0.78	-0.56	-0.94	-0.60	-0.78
0.2	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29
0.3	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79
0.4	1.4	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26
0.5	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49
0.55	1.81	3.3	2.02	2.72	-1.81	-3.30	-2.02	-2.72
0.6	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15
0.7	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55
0.8	2.25	4.54	2.7	3.74	-2.25	-4.54	-2.70	-3.74
0.85	2.3	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91
0.9	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23
1	2.41	5.2	3.04	4.33	-2.41	-5.20	-3.04	-4.33
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44
1.1	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59
1.2	2.5	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Output Impedance = 240 Ohms, I-V Curve after ZQRESET



Output Impedance = 240 Ohms, I-V Curve after Calibration

NT6TL64T64AR

IDD Specifications and Conditions

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW: $V_{IN} \leq V_{IL(DC)max}$
- HIGH: $V_{IN} \geq V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See Tables bellow

Switching for CA Input Signal

	CK (Rising) / /CK(Falling)	CK (Falling) / /CK(Rising)	CK (Rising) / /CK(Falling)	CK (Falling) / /CK(Rising)	CK (Rising) / /CK(Falling)	CK (Falling) / /CK(Rising)	CK (Rising) / /CK(Falling)	CK (Falling) / /CK(Rising)
Cycle	N		N+1		N+2		N+3	
/CS	HIGH		HIGH		HIGH		HIGH	
CA0	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H
CA6	H	L	L	L	L	H	H	H
CA7	H	H	H	L	L	L	L	H
CA8	H	L	L	L	L	H	H	H
CA9	H	H	H	L	L	L	L	H

Notes:

1. /CS must always be driven HIGH.
2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Switching for IDD4R

Clock	CKE	/CS	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	H	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	H	H	N+1	NOP	LLL	LLLLLLL	H
Falling	H	H	N+1	NOP	HLH	HLHLHLH	L
Rising	H	L	N+2	Read_Rising	HLH	HLHLLHL	H
Falling	H	L	N+2	Read_Falling	LLL	HHHHHHH	H
Rising	H	H	N+3	NOP	LLL	HHHHHHH	H
Falling	H	H	N+3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
2. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R.

Switching for IDD4W

Clock	CKE	/CS	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	H	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	H	H	N+1	NOP	LLL	LLLLLLL	H
Falling	H	H	N+1	NOP	HLH	HLHLHLH	L
Rising	H	L	N+2	Write_Rising	HLL	HLHLHLH	H
Falling	H	L	N+2	Write_Falling	LLL	HHHHHHH	H
Rising	H	H	N+3	NOP	LLL	HHHHHHH	H
Falling	H	H	N+3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
2. Data masking (DM) must always be driven LOW.
3. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R.

IDD Specification Parameters and Operating Conditions

Notes1-3 apply to all parameter and conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current (SDRAM): tck = tck(avg)min; Trc = tRCmin; CKE is HIGH; /CS is HIGH between valid commands; CA bus inputs are switching; Data bus inputs are stable	IDD01	VDD1	
	IDD02	VDD2	
	IDD0in	VDDCA,VDDQ	4
Idle power-down standby current: tck = tck(avg)min; CKE is LOW;/CS is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable	IDD2P1	VDD1	
	IDD2P2	VDD2	
	IDD2P,in	VDDCA,VDDQ	4
Idle power-down standby current with clock stop: CK = LOW, /CK = HIGH; CKE is LOW;/CS is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable	IDD2PS1	VDD1	
	IDD2PS2	VDD2	
	IDD2PS,in	VDDCA,VDDQ	4
Idle non-power-down standby current: tck = tck(avg)min; CKE is HIGH;/CS is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable	IDD2N1	VDD1	
	IDD2N2	VDD2	
	IDD2N,in	VDDCA,VDDQ	4
Active power-down standby current: tck = tck(avg)min; CKE is LOW;/CS is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable	IDD3P1	VDD1	
	IDD3P2	VDD2	
	IDD3P,in	VDDCA,VDDQ	4
Active power-down standby current with clock stop: CK = LOW, /CK = HIGH; CKE is LOW;/CS is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable	IDD3PS1	VDD1	
	IDD3PSS2	VDD2	
	IDD3PS,in	VDDCA,VDDQ	4

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current: Tck = Tck(avg)min; CKE is HIGH;/CS is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable	IDD3N1	VDD1	4
	IDD3N2	VDD2	
	IDD3N,in	VDDCA,VDDQ	
Operating burst READ current: Tck = Tck(avg)min; /CS is HIGH between valid commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer	IDD4R1	VDD1	
	IDD4R2	VDD2	
	IDD4R,in	VDDCA	
	IDD4RQ	VDDQ	5
Operating burst WRITE current: Tck = Tck(avg)min; /CS is HIGH between valid commands; One bank is active; BL = 4; WL = Wlmin; CA bus inputs are switching; 50% data change each burst transfer	IDD4W1	VDD1	
	IDD4W2	VDD2	
	IDD4W,in	VDDCA,VDDQ	4
All-bank REFRESH burst current: Tck = Tck(avg)min CKE is HIGH between valid commands; Trc = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable	IDD51	VDD1	
	IDD52	VDD2	
	IDD5IN	VDDCA,VDDQ	4
All-bank REFRESH average current: Tck = Tck(avg)min; CKE is HIGH between valid commands; Trc = trefi; CA bus inputs are switching; Data bus inputs are stable	IDD5AB1	VDD1	
	IDD5AB2	VDD2	
	IDD5AB,in	VDDCA,VDDQ	4
Per-bank REFRESH average current: Tck = Tck(avg)min; CKE is HIGH between valid commands; Trc = trefi/8; CA bus inputs are switching;Data bus inputs are stable	IDD5PB1	VDD1	6
	IDD5PB2	VDD2	6
	IDD5PB,in	VDDCA,VDDQ	4,6

NT6TL64T64AR

Parameter/Condition	Symbol	Power Supply	Notes
Self refresh current (–40°C to +85°C): CK = LOW, /CK = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh rate	IDD61	VDD1	7
	IDD62	VDD2	7
	IDD6IN	VDDCA, VDDQ	4,7
Self refresh current (+85°C to +105°C): CK = LOW, /CK = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	IDD6ET1	VDD1	7,8
	IDD6ET2	VDD2	7,8
	IDD6ET,in	VDDCA, VDDQ	4,7,8
Deep power-down current: CK = LOW, /CK = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	IDD81	VDD1	8
	IDD82	VDD2	8
	IDD8IN	VDDCA, VDDQ	4,8

Notes:

1. Published IDD values are the maximum of the distribution of the arithmetic mean.
2. IDD current specifications are tested after the device is properly initialized.
3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
4. Measured currents are the summation of VDDQ and VDDCA.
5. Guaranteed by design with output reference load and RON = 40 ohm.
6. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb .
7. This is the general definition that applies to full-array SELF REFRESH).
8. IDD6ET and IDD8 are typical values, are sampled only, and are not tested.

IDD Specifications and Measurement Conditions

128Mx32 IDD Specifications; $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14\sim 1.30V, V_{DD1} = 1.70\sim 1.95V$

Symbol		Supply	Speed Grade			Unit	Notes
			-18	-25	-3		
IDD0	I _{DD01}	V _{DD1}	6			Ma	
	I _{DD02}	V _{DD2}	37.5	37.5	37.5		
	I _{DD0IN}	V _{DDCA} + V _{DDQ}	8				
IDD2P	I _{DD2P1}	V _{DD1}	600			Ua	
	I _{DD2P2}	V _{DD2}	1600				
	I _{DD2PIN}	V _{DDCA} + V _{DDQ}	200				
IDD2PS	I _{DD2PS1}	V _{DD1}	500			Ua	
	I _{DD2PS2}	V _{DD2}	1600				
	I _{DD2PSIN}	V _{DDCA} + V _{DDQ}	90				
IDD2N	I _{DD2N1}	V _{DD1}	1			Ma	
	I _{DD2N2}	V _{DD2}	14.5	14.5	14.5	Ma	
	I _{DD2NIN}	V _{DDCA} + V _{DDQ}	7.5			Ma	
IDD3P	I _{DD3P1}	V _{DD1}	1500			Ua	
	I _{DD3P2}	V _{DD2}	3			Ma	
	I _{DD3PIN}	V _{DDCA} + V _{DDQ}	100			Ua	
IDD3PS	I _{DD3PS1}	V _{DD1}	1500			Ua	
	I _{DD3PS2}	V _{DD2}	3			Ma	
	I _{DD3PSIN}	V _{DDCA} + V _{DDQ}	100			Ua	
IDD3N	I _{DD3N1}	V _{DD1}	1.2			Ma	
	I _{DD3N2}	V _{DD2}	21	21	21	Ma	
	I _{DD3NIN}	V _{DDCA} + V _{DDQ}	7			Ma	
IDD4R	I _{DD4R1}	V _{DD1}	2.14			Ma	
	I _{DD4R2}	V _{DD2}	214	214	214		
	I _{DD4RIN}	V _{DDCA} + V _{DDQ}	230				
IDD4W	I _{DD4W1}	V _{DD1}	2.14			Ma	
	I _{DD4W2}	V _{DD2}	150	150	150		
	I _{DD4WIN}	V _{DDCA} + V _{DDQ}	28.6				
IDD5	I _{DD51}	V _{DD1}	12			Ma	
	I _{DD52}	V _{DD2}	70				
	I _{DD5IN}	V _{DDCA} + V _{DDQ}	7				
IDD5PB	I _{DD5PB1}	V _{DD1}	1.5			Ma	
	I _{DD5PB2}	V _{DD2}	18				
	I _{DD5PBIN}	V _{DDCA} + V _{DDQ}	7				

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

IDD5AB	I _{DD5AB1}	V _{DD1}	1.5	Ma	
	I _{DD5AB2}	V _{DD2}	15		
	I _{DD5ABIN}	V _{DDCA} + V _{DDQ}	7.5		
IDD6	I _{DD61}	V _{DD1}	950	Ua	
	I _{DD62}	V _{DD2}	3400		
	I _{DD6IN}	V _{DDCA} + V _{DDQ}	200		
IDD8	I _{DD81}	V _{DD1}	20	Ua	
	I _{DD82}	V _{DD2}	125		
	I _{DD8IN}	V _{DDCA} + V _{DDQ}	60		

IDD6 Partial Array Self-refresh current; V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14~1.30V, V_{DD1} = 1.70~1.95V

PASR	Supply	Value	Unit	Notes
Full Array	V _{DD1}	950	Ua	
	V _{DD2}	3400		
	V _{DDCA} + V _{DDQ}	200		
1/2 Array	V _{DD1}	700		
	V _{DD2}	2200		
	V _{DDCA} + V _{DDQ}	200		
1/4 Array	V _{DD1}	600		
	V _{DD2}	1600		
	V _{DDCA} + V _{DDQ}	200		
1/8 Array	V _{DD1}	500		
	V _{DD2}	1350		
	V _{DDCA} + V _{DDQ}	200		

AC Timing

Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

Definitions and Calculations

Symbol	Description	Calculation	Notes
$t_{ck(avg)}$ and N_{ck}	<p>The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.</p> <p>Unit $t_{ck(avg)}$ represents the actual clock average $t_{ck(avg)}$ of the input clock under operation. Unit N_{ck} represents one clock cycle of the input clock, [counting from actual clock edge to actual clock edge.</p> <p>$t_{ck(avg)}$ can change no more than $\pm 1\%$ within a 100-clock-cycle window, provided that all jitter and timing specifications are met.</p>	$t_{CK(avg)} = \left(\sum_{j=1}^N t_{CK_j} \right) / N$ <p>Where $N = 200$</p>	
$t_{ck(abs)}$	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		
$t_{ch(avg)}$	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$t_{CH(avg)} = \left(\sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK(avg)})$ <p>Where $N = 200$</p>	
$t_{cl(avg)}$	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$t_{CL(avg)} = \left(\sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK(avg)})$ <p>Where $N = 200$</p>	
$t_{jit(per)}$	The single-period jitter defined as the largest deviation of any signal t_{ck} from $t_{ck(avg)}$.	$t_{JIT(per)} = \min/\max \text{ of } \left\{ t_{CK_i} - t_{CK(avg)} \right\}$ <p>Where $i = 1 \text{ to } 200$</p>	
$t_{jit(per),act}$	The actual clock jitter for a given system.		
$t_{jit(per),allowed}$	The specified clock period jitter allowance.		

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

$t_{jit(cc)}$	The absolute difference in clock periods between two consecutive clock cycles. $t_{jit(cc)}$ defines the cycle-to-cycle jitter.	$t_{JIT(cc)} = \max \text{ of } \{t_{CK_{i+1}} - t_{CK_i}\}$	
$t_{err(nper)}$	The cumulative error across n multiple consecutive cycles from $\tau_{ck}(avg)$.	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j} \right) - (n \times t_{CK}(avg))$	
$t_{err(nper),act}$	The actual cumulative error over n cycles for a given system.		
$t_{err(nper),allowed}$	The specified cumulative error allowance over n cycles.		
$t_{err(nper),min}$	The minimum $t_{err(nper)}$.	$t_{ERR(nper),min} = (1 + 0.68LN(n)) \times t_{JIT(per),min}$	
$t_{err(nper),max}$	The maximum $t_{err(nper)}$.	$t_{ERR(nper),max} = (1 + 0.68LN(n)) \times t_{JIT(per),max}$	
$t_{jit(duty)}$	Defined with τ_{ch} jitter and τ_{cl} jitter. τ_{ch} jitter is the largest deviation of any single τ_{ch} from $\tau_{ch}(avg)$. τ_{cl} jitter is the largest deviation of any single τ_{cl} from $\tau_{cl}(avg)$.	$t_{JIT(duty)} = \min/\max \text{ of } [t_{JIT(CH)}, t_{JIT(CL)}]$ Where: $t_{JIT(CH)} = [t_{CH_i} - t_{CH}(avg) \text{ where } i = 1 \text{ to } 200]$ $t_{JIT(CL)} = [t_{CH_i} - t_{CH}(avg) \text{ where } i = 1 \text{ to } 200]$	

Tck(abs), Tch(abs), and Tcl(abs)

These parameters are specified per their average values, however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Symbol	Parameter	Minimum	Unit
$\tau_{ck}(abs)$	Absolute clock period	$\tau_{ck}(avg),min + t_{jit(per),min}$	ps
$\tau_{ch}(abs)$	Absolute clock HIGH pulse width	$\tau_{ch}(avg),min + t_{jit(duty),min2} / \tau_{ck}(avg),min$	$\tau_{ck}(avg)$
$\tau_{cl}(abs)$	Absolute clock LOW pulse width	$\tau_{cl}(avg),min + t_{jit(duty),min2} / \tau_{ck}(avg),min$	$\tau_{ck}(avg)$

Notes:

- $\tau_{ck}(avg),min$ is expressed in ps for this table.
- $t_{jit(duty),min}$ is a negative value.

Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter ($T_{jit(per)}$) in excess of the values found in the AC timing table. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters

Core timing parameters (T_{rcd} , T_{rp} , T_{trp} , T_{wr} , T_{wra} , T_{wtr} , T_{rc} , T_{ras} , T_{rrd} , T_{faw}) extend across multiple clock cycles. Period clock jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support $t_{nPARAM} = RU[T_{param} / T_{ck}(avg)]$. During device operation where clock jitter is outside specification limits, the number of clocks or $T_{ck}(avg)$, may need to be increased based on the values for each core timing parameter.

Cycle Time Derating for Core Timing Parameters

For a given number of clocks (t_{nPARAM}), when $T_{ck}(avg)$ and $T_{err}(t_{nPARAM})$ exceed $T_{err}(t_{nPARAM})_{allowed}$, cycle time derating may be required for core timing parameters.

$$CycleTimeDerating = \max \left\{ \left[\frac{t_{PARAM} + t_{ERR}(t_{nPARAM})_{act} - t_{ERR}(t_{nPARAM})_{allowed}}{t_{nPARAM}} - t_{CK}(avg) \right], 0 \right\}$$

Conduct cycle time derating analysis for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For each core timing parameter and a given number of clocks (t_{nPARAM}), clock cycle derating should be specified with $T_{jit(per)}$. For a given number of clocks (t_{nPARAM}), when $T_{ck}(avg)$ and $(T_{err}(t_{nPARAM})_{act})$ exceed the supported cumulative $T_{err}(t_{nPARAM})_{allowed}$, if the equation below results in a positive value for a core timing parameter (T_{core}), the required clock cycle derating (in clocks) will be that positive value.

$$ClockCycleDerating = RU \left\{ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM})_{act} - t_{ERR}(t_{nPARAM})_{allowed}}{t_{CK}(avg)} \right\} - t_{nPARAM}$$

Conduct cycle-time derating analysis for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters

Command/address timing parameters (T_{is} , T_{ih} , T_{iscke} , T_{ihcke} , t_{ISb} , t_{IHb} , t_{ISCKEb} , t_{IHCKEb}) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing. The specification values are not affected by the $T_{jit(per)}$ applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Clock Jitter Effects on READ Timing Parameters

Trpre

When the device is operated with input clock jitter, Trpre must be derated by the Tjit(per),act,max of the input clock that exceeds Tjit(per),allowed,max. Output deratings are relative to the input clock.

$$t_{RPRE(min,derated)} = 0.9 - \left[\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}} \right]$$

For example, if the measured jitter into a LPDDR2-800 device has Tck(avg) = 2500ps, Tjit(per),act,min = -172ps, and JIT(per),act,max = +193ps, then Trpre,min, derated = 0.9 - (Tjit(per), act,max - Tjit(per), allowed,max)/Tck(avg) = 0.9 - (193 - 100)/2500 = 0.8628 Tck(avg).

Tlz(DQ), Thz(DQ), Tdqsk, Tlz(DQS), Thz(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by Tjit(per).

Tqsh, Tqsl

These parameters are affected by duty cycle jitter, represented by Tch(abs)min and Tcl(abs)min. Therefore Tqsh(abs)min and Tqsl(abs)min can be specified with Tch(abs)min and Tcl(abs)min. Tqsh(abs)min = Tch(abs)min - 0.05 Tqsl(abs)min = Tcl(abs)min - 0.05. These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window at the device pin = min [(Tqsh(abs)min × Tck(avg)min - tDQSQmax - tQHSmax), (Tqsl(abs)min × Tck(avg)min - tDQSQmax - tQHSmax)]. This minimum data-valid window must be met at the target frequency regardless of clock jitter.

Trpst

Trpst is affected by duty cycle jitter, represented by Tcl(abs). Therefore, Trpst(abs)min can be specified by Tcl(abs)min. Trpst(abs)min = Tcl(abs)min - 0.05 = Tqsl(abs)min.

Clock Jitter Effects on WRITE Timing Parameters

Tds, Tdh

These parameters are measured from a data signal (DM_n or DQ_m, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS_n, /DQS_n: n = 0,1,2,3) crossing. The specification values are not affected by the amount of T_{jit(per)} applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Tdss, Tdsh

These parameters are measured from a data strobe signal (DQS_x, /DQS_x) crossing to its respective clock signal (CK, /CK) crossing. The specification values are not affected by the amount of T_{jit(per)} applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Tdqss

This parameter is measured from the clock signal (CK, /CK) crossing to the first latching data strobe signal (DQS_x, /DQS_x) crossing. When the device is operated with input clock jitter, this parameter must be derated by the actual T_{jit(per),act} of the input clock in excess of T_{jit(per),allowed}.

$$t_{DQSS(min,derated)} = 0.75 - \left(\frac{t_{JIT(per),act,min} - t_{JIT(per),allowed,min}}{t_{CK(avg)}} \right)$$

$$t_{DQSS(max,derated)} = 1.25 - \left(\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}} \right)$$

For example, if the measured jitter into an LPDDR2-800 device has T_{ck(avg)} = 2500ps, T_{jit(per),act,min} = -172ps, and T_{jit(per),act,max} = +193ps, then:

T_{dqss,(min,derated)} = 0.75 – (T_{jit(per),act,min} – T_{jit(per),allowed,min})/T_{ck(avg)} = 0.75 – (-172 + 100)/2500 = 0.7788 T_{ck(avg)}, and

T_{dqss,(max,derated)} = 1.25 – (T_{jit(per),act,max} – T_{jit(per),allowed,max})/T_{ck(avg)} = 1.25 – (193 – 100)/2500 = 1.2128 T_{ck(avg)}.

NT6TL64T64AR

REFRESH Requirements by Device Density

LPDDR2-S4 Refresh Requirement Parameters (per density)

Symbol	Parameter	2Gb	4Gb	Unit
	Number of banks	8		
Trefw	Refresh window: TCASE \leq 85°	32		ms
Trefw	Refresh window: 85°C < TCASE \leq 105°C	8		ms
R	Required number of REFRESH commands (MIN)	8192	8192	
Trefi	Average time between REFRESH commands (for reference only) TCASE \leq 85°C	3.9	3.9	us
tREFIpb		0.4875	0.4875	us
tRFCab	Refresh cycle time	130	130	ns
tRFCpb	Per-bank REFRESH cycle time	60	60	ns
Trefbw	Burst REFRESH window = 4 × 8 × tRFCab	4.16	4.16	us

Electrical Characteristics and Recommended AC Timing

 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14 \sim 1.30V, V_{DD1} = 1.70 \sim 1.95V$

Symbol	Parameter	Min/ Max	Min t _{CK}	Speed Grade				Unit
				-18	-25	-3	-37	
				1066	800	667	533	
Clock parameters								
f	Frequency	max		533	400	333	266	MHz
t _{CK}	Clock cycle time	min		1.8	2.5	3	3.75	ns
		max		100				ns
t _{CH}	CK high-level width	min		0.45				t _{CK}
		max		0.55				t _{CK}
t _{CL}	CK low-level width	min		0.45				t _{CK}
		max		0.55				t _{CK}
t _{HP}	Half-clock period	=		min(t _{CH} , t _{CL})				t _{CK}
t _{CK(avg)}	Average Clock period	min		1.875	2.5	3	3.75	t _{CK(avg)}
		max		100				t _{CK(avg)}
t _{CH(avg)}	Average HIGH pulse width	min		0.45				t _{CK(avg)}
		max		0.55				t _{CK(avg)}

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Symbol	Parameter	Min/ Max	Min t _{CK}	Speed Grade				Unit
				-18	-25	-3	-37	
				1066	800	667	533	
t _{CL(avg)}	Average LOW pulse width	min		0.45				t _{CK(avg)}
		max		0.55				
t _{ck(abs)}	Absolute clock period	min		t _{ck(avg)} MIN ± t _{jit(per)} MIN				ps
t _{ch(abs)}	Absolute clock HIGH pulse width	min		0.43				t _{CK(avg)}
t _{cl(abs)}	Absolute clock LOW pulse width	min		0.43				t _{CK(avg)}
t _{jit(per), allowed}	Clock period jitter (with supported jitter)	min		-90	-100	-110	-120	ps
		max		-90	-100	-110	120	ps
t _{err(2per), allowed}	Cumulative errors across 2 cycles	min		-132	-147	-162	-177	ps
		max		132	147	162	177	ps
t _{err(3per), allowed}	Cumulative errors across 3 cycles	min		-157	-175	-192	-210	ps
		max		157	175	192	210	ps
t _{err(4per), allowed}	Cumulative errors across 4 cycles	min		-175	-194	-214	-233	ps
		max		175	194	214	233	ps
t _{err(5per), allowed}	Cumulative errors across 5 cycles	min		-188	-209	-230	-251	ps
		max		188	209	230	251	ps
t _{err(6per), allowed}	Cumulative errors across 6 cycles	min		-200	-222	-244	-266	ps
		max		200	222	244	266	ps
t _{err(7per), allowed}	Cumulative errors across 7 cycles	min		-209	-232	-256	-279	ps
		max		209	232	256	279	ps
t _{err(8per), allowed}	Cumulative errors across 8 cycles	min		-217	-241	-266	-290	ps
		max		217	241	266	290	ps
t _{err(9per), allowed}	Cumulative errors across 9 cycles	min		-224	-249	-274	-299	ps
		max		224	249	274	299	ps
t _{err(10per), allowed}	Cumulative errors across 10 cycles	min		-231	-257	-282	-308	ps
		max		231	257	282	308	ps
t _{err(11per), allowed}	Cumulative errors across 11 cycles	min		-237	-263	-289	-316	ps
		max		237	263	289	316	ps
t _{err(12per), allowed}	Cumulative errors across 12 cycles	min		-242	-269	-296	-323	ps
		max		242	269	296	323	ps
t _{err(nper), allowed}	Cumulative errors across n = 13, 14, 15..., 49, 50 cycles	min		t _{err(nper),allowed} MIN = (1 + 0.68ln(n)) × t _{jit(per),allowed} MIN				ps
		max		t _{err(nper),allowed} MAX = (1 + 0.68ln(n)) × t _{jit(per),allowed} MAX				ps

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

Symbol	Parameter	Min/ Max	Min t _{CK}	Speed Grade				Unit
				-18	-25	-3	-37	
				1066	800	667	533	
ZQ calibration parameters								
t _{Zqinit}	Calibration initialization Time	min		1				us
t _{ZQCL}	Long (Full) Calibration Time	min		360				ns
t _{ZQCS}	Short Calibration Time	min		90				ns
t _{Zqreset}	Calibration Reset Time	min	3	50				ns
Read parameters								
t _{DQSK}	DQS output access time from CK, /CK	min		2500				ps
		max		5500				ps
t _{DQSKDS}	DQSK Delta Short	max		330	450	540	670	ps
t _{DQSKDM}	DQSK Delta Medium	max		680	900	1050	1350	ps
t _{DQSKDL}	DQSK Long	max		920	1200	1400	1800	ps
t _{DQSQ}	DQS-DQ skew, DQS to last DQ valid, per group, per access	max		200	240	280	340	ps
t _{QHS}	Data Hold Skew Factor	max		230	280	340	400	ps
t _{QSH}	DQS output HIGH pulse width	min		t _{ch} – 0.05				t _{CK}
t _{QSL}	DQS output LOW pulse width	min		t _{cl} – 0.05				t _{CK}
t _{QHP}	Data half period	min		MIN (τ _{qsh} , τ _{qsl})				t _{CK}
t _{QH}	DQ-DQS hold, DQS to first DQ to go non-valid, per access	min		t _{HP} – t _{QHS}				ps
t _{RPRE}	READ Preamble	min		0.9				t _{CK}
t _{RPST}	READ postamble	min		t _{cl} – 0.05				t _{CK}
t _{LZ(DQS)}	DQS Low-Z from CK	min		t _{DQSK} _{min} – 300				ps
t _{LZ(DQ)}	DQ Low-Z from CK	min		τ _{dqsk} (MIN) – (1.4 × τ _{qhs} (MAX))				ps
t _{HZ(DQS)}	DQS High-Z from CK	max		t _{DQSK} _{max} – 100				ps
t _{HZ(DQ)}	DQ High-Z from CK	max		τ _{dqsk} (MAX) + (1.4 × τ _{dqsq} (MAX))				ps
Write parameters								
t _{DH}	DQ and DM input hold time (V _{REF} based)	min		210	270	350	430	ps
t _{DS}	DQ and DM input setup time (V _{REF} based)	min		210	270	350	430	ps
t _{DIPW}	DQ and DM input pulse width	min		0.35				t _{CK}
τ _{dqss}	Write command to 1 st DQS latching transition	min		0.75				t _{CK}
		max		1.25				t _{CK}
τ _{dqsh}	DQS input high-level width	min		0.4				t _{CK}
τ _{dqsl}	DQS input low-level width	min		0.4				t _{CK}
τ _{dss}	DQS falling edge to CK setup time	min		0.2				t _{CK}

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

Symbol	Parameter	Min/ Max	Min t _{CK}	Speed Grade				Unit
				-18	-25	-3	-37	
				1066	800	667	533	
t _{dsh}	DQS falling edge hold time from CK	min		0.2				t _{CK}
t _{wpst}	Write postamble	min		0.4				t _{CK}
t _{wpre}	Write preamble	min		0.35				t _{CK}
CKE input parameters								
t _{CKE}	CKE min. pulse width (high and low)	min	3	3				t _{CK}
t _{ISCKE}	CKE input set-up time	min		0.25				t _{CK}
t _{IHCKE}	CKE input hold time	min		0.25				t _{CK}
Command / Address Input parameters								
t _{IH}	Address and Control input hold time	min		220	290	370	460	ps
t _{IS}	Address and Control input setup time	min		220	290	370	460	ps
t _{IPW}	Address and Control input pulse width	min		0.4				t _{CK}
Mode register parameters								
t _{MRR}	MODE Register Read command period	min	2	2				t _{CK}
t _{MRW}	MODE Register Write command period	min	5	5				t _{CK}
SDRAM core parameters								
RL	Read Latency	min	3	8	6	5	4	t _{CK}
WL	Write Latency	min	1	4	3	2	2	t _{CK}
t _{ckesr}	CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	min	3	15				ns
t _{XSR}	Exit SELF REFRESH to first valid command (min)	min	2	t _{RFCAB} + 10				ns
t _{XP}	Exit power-down mode to first valid command	min	2	7.5				ns
t _{DPD}	Minimum Deep Power-Down time	min	-	500				us
t _{FAW}	Four-Bank Activate Window	min	8	50				ns
t _{WTR}	Internal WRITE to READ command delay	min	2	7.5				ns
t _{RC}	ACTIVE to ACTIVE command period	min		t _{RAS} + t _{RPAB} (with all-bank Precharge) t _{RAS} + t _{RPB} (with per-bank Precharge)				ns
t _{CCD}	CAS-to-CAS delay	min	2	2				t _{CK}
t _{RTP}	Internal READ to PRECHARGE command delay	min	2	7.5				ns
t _{RCD}	RAS-to-CAS delay	fast	3	15				ns
		typ	3	18				
t _{RAS}	Row Active Time	min	3	42				ns
		max	-	70				us
t _{WR}	Write recovery time	min	3	15				ns

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Symbol	Parameter	Min/ Max	Min °C/K	Speed Grade				Unit
				-18	-25	-3	-37	
				1066	800	667	533	
t_{RPB}	PRECHARGE command period (single bank)	fast	3	15				ns
		typ	3	18				
t_{RPAB}	PRECHARGE command period (all banks – 8bnak)	fast	3	18				ns
		typ	3	21				
t_{RRD}	ACTIVE <i>bank-a</i> to ACTIVE <i>bank-b</i> command	min	2	10				ns
Temperature Derating								
τ_{dqsk} (derated)	τ_{dqsk} derating	max		5620	6000	6000	6000	ps
τ_{rcd} (derated)	Core timing temperature derating	min		$\tau_{rcd} + 1.875$				ns
τ_{rc} (derated)		min		$\tau_{rc} + 1.875$				ns
τ_{ras} (derated)		min		$\tau_{ras} + 1.875$				ns
τ_{rp} (derated)		min		$\tau_{rp} + 1.875$				ns
τ_{rrd} (derated)		min		$\tau_{rrd} + 1.875$				ns
Boot parameters (10MHz ~ 55MHz)								
t_{CKb}	Clock cycle time	min		18				ns
		max		100				ns
t_{ISKEb}	CKE input setup time	min		2.5				ns
t_{IHKEb}	CKE input hold time	min		2.5				ns
t_{Isb}	Input setup time	min		1150				ps
t_{Ihb}	Input hold time	min		1150				ps
t_{DQSKb}	Access window of DQS from CK, /CK	min		2.0				ns
		max		10.0				ns
t_{DQSQb}	DQS-DQ skew	max		1.2				ns
t_{QHSb}	Data hold skew factor	max		1.2				ns

Notes:

- Frequency values are for reference only. Clock cycle time (τ_{ck}) is used to determine device capabilities.
- All AC timings assume an input slew rate of 1 V/ns.
- READ, WRITE, and input setup and hold values are referenced to V_{REF} .
- τ_{dqskds} is the absolute value of the difference between any two τ_{dqsk} measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. τ_{dqskds} is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.
- τ_{dqskdm} is the absolute value of the difference between any two τ_{dqsk} measurements (in a byte lane) within a 1.6 μ s rolling window. τ_{dqskdm} is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.
- τ_{dqskdl} is the absolute value of the difference between any two τ_{dqsk} measurements (in a byte lane) within a 32ms rolling window. τ_{dqskdl} is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.

7. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). t_{HZ} and t_{LZ} transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for τ_{rpst} , $t_{HZ}(DQS)$ and $t_{HZ}(DQ)$), or begins driving (for τ_{pre} , $t_{LZ}(DQS)$, $t_{LZ}(DQ)$). Figure shows a method to calculate the point when device is no longer driving $t_{HZ}(DQS)$ and $t_{HZ}(DQ)$, or begins driving $t_{LZ}(DQS)$, $t_{LZ}(DQ)$ by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

Output Transition Timing



The parameters $t_{LZ}(DQS)$, $t_{LZ}(DQ)$, $t_{HZ}(DQS)$, and $t_{HZ}(DQ)$ are defined as single-ended. The timing parameters τ_{pre} and τ_{pst} are determined from the differential signal $DQS, /DQS$.

8. Measured from the point when $DQS, /DQS$ begins driving the signal to the point when $DQS, /DQS$ begins driving the first rising strobe edge.
9. Measured from the last falling strobe edge of $DQS, /DQS$ to the point when $DQS, /DQS$ finishes driving the signal.
10. t_{CKE} input setup time is measured from CKE reaching a HIGH/LOW voltage level to $CK, /CK$ crossing.
11. t_{CKE} input hold time is measured from $CK, /CK$ crossing to CKE reaching a HIGH/LOW voltage level.
12. Input set-up/hold time for signal ($CA[9:0], /CS$).
13. To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter *b* appended (for example, t_{CK} during boot is t_{CKb}).
14. The LPDDR device will set some mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
15. The output skew parameters are measured with default output impedance settings using the reference load.
16. The minimum t_{CK} column applies only when t_{CK} is greater than 6ns.
17. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 op-code.

CA and /CS Setup, Hold, and Derating

The For all input signals (CA and /CS), the total required setup time (T_{is}) and hold time (T_{ih}) is calculated by adding the data sheet T_{is} (base) and T_{ih} (base) values to the Δt_{IS} and Δt_{IH} derating values, respectively. Example: T_{is} (total setup time) = $T_{is}(\text{base}) + \Delta t_{IS}$.

Setup (T_{is}) typical slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)\text{min}}$. The setup (T_{is}) typical slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)\text{max}}$. If the actual signal is always earlier than the typical slew rate line between the shaded $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The hold (T_{ih}) typical slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)\text{max}}$ and the first crossing of $V_{REF(DC)}$. The hold (T_{ih}) typical slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)\text{min}}$ and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to $V_{REF(DC)}$ level is used for the derating value.

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL(AC)}$ for a specified time, T_{vac} . For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached $V_{IH}/V_{IL(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

CA and /CS Setup and Hold Base Values (> 400 MHz, 1 V/ns slew rate)

Parameter	Data Rate				Reference
	1066	800	667	533	
t_{is} (base)	0	70	150	240	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220\text{Mv}$
t_{ih} (base)	90	160	240	330	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130\text{Mv}$

Notes: AC/DC referenced for 1 V/ns CA and /CS slew rate and 2 V/ns differential CK, /CK slew rate.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR
Derating Values for AC/DC-based Tis/Tih (AC220) – Δt_{IS} , Δt_{IH} derating in [ps], AC/DC-based

		CK, CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS# slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in green are defined as “not supported.”.

Derating Values for AC/DC-based Tis/Tih (AC300) – Δt_{IS} , Δt_{IH} derating in [ps], AC/DC-based

		CK, CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS# slew rate V/ns	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Notes: Cell contents shaded in green are defined as “not supported.”.


Required Time for Valid Transition with t_{vac} Above $V_{IH}(AC)$ and Below $V_{IL}(AC)$

Slew Rate (V/ns)	t_{vac} at 300Mv (ps)		t_{vac} at 220Mv (ps)	
	Min	Max	Min	Max
>2.0	75	–	175	–
2	57	–	170	–
1.5	50	–	167	–
1	38	–	163	–
0.9	34	–	162	–
0.8	29	–	161	–
0.7	22	–	159	–
0.6	13	–	155	–
0.5	0	–	150	–
<0.5	0	–	150	–

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Typical Slew Rate and Tvac: Tis for CA and /CS Relative to Clock



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Typical Slew Rate: Tih for CA and /CS Relative to Clock



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Tangent Line: Tis for CA and /CS Relative to Clock



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Tangent Line: Tih for CA and /CS Relative to Clock



$$\text{Hold slew rate falling signal} = \frac{\text{tangent line } [V_{IH(DC)min} - V_{REF(DC)}]}{\Delta TF}$$

$$\text{Hold slew rate rising signal} = \frac{\text{tangent line } [V_{REF(DC)} - V_{IL(DC)max}]}{\Delta TR}$$

Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (T_{ds}) and hold time (T_{dh}) by adding the data sheet $T_{ds}(\text{base})$ and $T_{dh}(\text{base})$ values to the Δt_{DS} and Δt_{DH} derating values, respectively. Example: $T_{ds} = T_{ds}(\text{base}) + \Delta t_{DS}$.

The typical T_{ds} slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(\text{DC})$ and the first crossing of $V_{IH}(\text{AC})_{\text{min}}$. The typical T_{ds} slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF}(\text{DC})$ and the first crossing of $V_{IL}(\text{AC})_{\text{max}}$.

If the actual signal is consistently earlier than the typical slew rate, the area shaded gray between the $V_{REF}(\text{DC})$ region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF}(\text{DC})$ region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The typical T_{dh} slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL}(\text{DC})_{\text{max}}$ and the first crossing of $V_{REF}(\text{DC})$. The typical T_{dh} slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH}(\text{DC})_{\text{min}}$ and the first crossing of $V_{REF}(\text{DC})$.

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to- $V_{REF}(\text{DC})$ region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to- $V_{REF}(\text{DC})$ region, the slew rate of a tangent line to the actual signal from the DC level to $V_{REF}(\text{DC})$ level is used for the derating value.

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL}(\text{AC})$ for the specified time, T_{vac} . The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached $V_{IH}/V_{IL}(\text{AC})$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL}(\text{AC})$.

For slew rates between the values listed in derating Tables, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Data Setup and Hold Base Values (>400 MHz, 1 V/ns slew rate)

Parameter	Data Rate				Reference
	1066	800	667	533	
τ_{ds} (base)	-10	50	130	210	$V_{IH}/V_{IL}(\text{AC}) = V_{REF}(\text{DC}) \pm 220\text{Mv}$
τ_{dh} (base)	80	140	220	300	$V_{IH}/V_{IL}(\text{DC}) = V_{REF}(\text{DC}) \pm 130\text{Mv}$

Notes: AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Derating Values for AC/DC-based Tds/Tdh (AC220) – Δt_{DS} , Δt_{DH} derating in [ps], AC/DC-based

		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in green are defined as "not supported.".

Derating Values for AC/DC-based Tds/Tdh (AC300) – Δt_{DS} , Δt_{DH} derating in [ps], AC/DC-based

		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM slew rate V/ns	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Notes: Cell contents shaded in green are defined as "not supported.".


Required Tvac Above VIH(AC) or Below VIL(AC) for Valid Transition

Slew Rate (V/ns)	tvac at 300Mv (ps)		tvac at 220Mv (ps)	
	Min	Max	Min	Max
>2.0	75	–	175	–
2	57	–	170	–
1.5	50	–	167	–
1	38	–	163	–
0.9	34	–	162	–
0.8	29	–	161	–
0.7	22	–	159	–
0.6	13	–	155	–
0.5	0	–	150	–
<0.5	0	–	150	–

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Typical Slew Rate and Tvac: Tds for DQ Relative to Strobe



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Typical Slew Rate: Tdh for DQ Relative to Strobe



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Tangent Line: Tds for DQ with Respect to Strobe



4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Tangent Line: Tdh for DQ with Respect to Strobe



Basic Functionality

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard DDR SDRAMs, the pipelined, multibank architecture of the LPDDR2-S4 SDRAMs supports concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power saving power-down mode. Deep power-down mode is offered to achieve maximum power reduction by eliminating the power of the memory array. Data will not be retained after device enters deep power-down mode. Two self refresh features, temperature-compensated self refresh (TCSR) and partial array self refresh (PASR), offer additional power saving. TCSR is controlled by the automatic on-chip temperature sensor. The PASR can be customized using the extended mode register settings. The two features may be combined to achieve even greater power saving. The DLL that is typically used on standard DDR devices is not necessary on the LPDDR2-S4 SDRAM. It has been omitted to save power.

Prior to normal operation, the LPDDR2-S4 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Power-Up, Initialization, and Power-Off

LPDDR2 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to both S4 and S2 devices.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

1. **Voltage Ramp:** While applying power (after T_a), CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp (T_b), CKE must be maintained LOW. DQ, DM, DQS and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK, /CK, /CS, and CA input levels must be between V_{SSCA} and V_{DDCA} during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided below.

Voltage Ramp Conditions

After...	Applicable Conditions
Ta is reached	V_{DD1} must be greater than $V_{DD2} - 200\text{mV}$
	V_{DD11} and V_{DD2} must be greater than $V_{DDCA} - 200\text{mV}$
	V_{DD1} and V_{DD2} must be greater than $V_{DDQ} - 200\text{mV}$
	V_{REF} must always be less than all other supply voltages

Notes:

1. T_a is the point when any power supply first reaches 300mV.
2. Noted conditions apply between T_a and power-down (controlled or uncontrolled).
3. T_b is the point at which all supply and reference voltages are within their defined operating ranges.
4. Power ramp duration T_{init0} ($T_b - T_a$) must not exceed 20ms.
5. For supply and reference voltage operating conditions..
6. The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100mV.

Beginning at T_b , CKE must remain LOW for at least $T_{init1} = 100\text{ ns}$, after which CKE can be asserted HIGH. The clock must be stable at least $T_{init2} = 5 \times T_{ck}$ prior to the first CKE LOW-to-HIGH transition (T_c). CKE, /CS, and CA inputs must observe setup and hold requirements (T_{is} , T_{ih}) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for t_{CKb} (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, T_{dqsc}) could have relaxed timings (such as t_{DQSCb}) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least $T_{init3} = 200\mu\text{s}$ (T_d).

2. **RESET Command:** After T_{init3} is satisfied, the MRW RESET command must be issued (T_d).

An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least T_{init4} while keeping CKE asserted and issuing NOP commands.

3. **MRRs and Device Auto Initialization (DAI) Polling:** After T_{init4} is satisfied (T_e), only MRR commands and power-down entry/exit commands are supported. After T_e , CKE can go LOW in alignment with power-down entry and exit specifications.

Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the

NT6TL64T64AR

controller must wait a minimum of T_{init5} , or until the DAI bit is set before proceeding.

As the memory output buffers are not properly configured by T_e , some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (T_f). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than T_{init5} after the RESET command. The controller must wait at least T_{init5} or until the DAI bit is set before proceeding.


4. **ZQ Calibration:** After T_{init5} (T_f), the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10). For LPDDR2 devices that do not support ZQ calibration, this command will be ignored.

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after T_{zqinit} .

5. **Normal Operation:** After T_{zqinit} (T_g), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After T_g , the clock frequency can be changed using the procedure described in "Input Clock Frequency Changes and Clock Stop Events".

Voltage Ramp and Initialization Sequence



Notes:

1. High-Z on the CA bus indicates valid NOP.
2. For Tinit values, see below.

Initialization Timing Parameters

Symbol	Parameter	Value		Unit
		min	max	
t _{INIT0}	Maximum Power Ramp Time	-	20	ms
t _{INIT1}	Minimum CKE low time after completion of power ramp	100	-	ns
t _{INIT2}	Minimum stable clock before first CKE high	5	-	t _{CK}
t _{INIT3}	Minimum idle time after first CKE assertion	200	-	us
t _{INIT4}	Minimum idle time after Reset command, this time will be about 2 x t _{RFCab} + t _{Rpab}	1	-	us
t _{INIT5}	Maximum duration of Device Auto-Initialization	-	10	us
t _{CKb}	Clock cycle time during boot	18	100	ns

Initialization After RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

Power-Off Sequence

Use the following sequence to power off the device. Unless specified otherwise, this procedure is mandatory and applies to both S2 and S4 devices.

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$); all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and /DQS voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latch-up. CK, /CK, /CS, and CA input levels must be between V_{SSCA} and V_{DDCA} during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value..

Tz is the point where all power supplies are below 300Mv. After Tz, the device is powered off.

Power Supply Conditions

Between...	Applicable Conditions
Tx and Tz	V_{DD1} must be greater than $V_{DD2}-200Mv$
Tx and Tz	V_{DD1} must be greater than $V_{DDCA}-200Mv$
Tx and Tz	V_{DD1} must be greater than $V_{DDQ}-200Mv$
Tx and Tz	V_{REF} must always be less than all other supply voltages

Notes:

The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100Mv.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300Mv), the device must power off. The time between Tx and Tz must not exceed 10ms. During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than $0.5 V/\mu s$ between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Power-Off Timing

Symbol	Parameter	Min	Max	Unit
t_{poff}	Maximum power-off ramp time	-	20	ms

Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignment and Definition

Table below shows the mode registers for LPDDR2 SDRAM. Each register is denoted as “R”, if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written. Mode Register Read Command shall be used to read a register. Mode Register Write Command shall be used to write a register.

Mode Register Assignment in LPDDR2 SDRAM/NVM (Common part)												
MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
0	00 _H	Device Info.	R	(RFU)						DI	DAI	
1	01 _H	Device Feature1	W	Nwr (for AP)			WC	BT	BL			
2	02 _H	Device Feature2	W	(RFU)				RL & WL				
3	03 _H	I/O Config-1	W	(RFU)				DS				
4	04 _H	Refresh Rate	R	TUF	(RFU)				Refresh Rate			
5	05 _H	Basic Config-1	R	LPDDR2 Manufacturer ID								
6	06 _H	Basic Config-2	R	Revision ID1								
7	07 _H	Basic Config-3	R	Revision ID2								
8	08 _H	Basic Config-4	R	I/O width		Density				Type		
9	09 _H	Test Mode	W	Vendor-Specific Test Mode								
10	0A _H	IO Calibration	W	Calibration Code								
11~15	0B _H ~0F _H	(reserved)		(RFU)								

Mode Register Assignment in LPDDR2 SDRAM/NVM (SDRAM part)											
MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 _H	PASR_BANK	W	Bank Mask							
17	11 _H	PASR_Seg	W	Segment Mask							
18-19	12 _H -13 _H	(Reserved)		(RFU)							

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR
Mode Register Assignment in LPDDR2 SDRAM/NVM (NVM part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20-31	18 _H -1F _H	Reserved for NVM									

Mode Register Assignment in LPDDR2 SDRAM/NVM (Reset Command & RFU part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 _H	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
33-39	21 _H -27 _H	(Do Not Use)									
40	28 _H	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							
41-47	29 _H -2F _H	(Do Not Use)									
48-62	30 _H -3E _H	(Reserved)									(RFU)
63	3F _H	Reset	W								X
64-126	40 _H -7E _H	(Reserved)									(RFU)
127	7F _H	(Do Not Use)									
128-190	80 _H -BE _H	(Reserved for Vendor Use)									(RFU)
191	BF _H	(Do Not Use)									
192-254	C0 _H -FE _H	(Reserved for Vendor Use)									(RFU)
255	FF _H	(Do Not Use)									

Notes:

1. RFU bits shall be set to "0" during Mode Register writes.
2. RFU bits shall be read as "0" during Mode Register reads.
3. All Mode Registers from that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.
4. All Mode Registers that are specified as RFU shall not be written.
5. Writes to read-only registers shall have no impact on the functionality of the device.

MR0_Devcie Information (MA<7:0> = 00_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)						DI	DAI	
OP1		DI (Device Information)				Read-only		0 _B : S2 or S4 SDRAM 1 _B : Do Not Use
OP0		DAI (Device Auto-Initialization Status)				Read-only		0 _B : DAI complete 1 _B : DAI still in progress

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

MR1_Devcie Feature 1 (MA<7:0> = 01_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Nwr (for AP)			WC	BT	BL			
OP<2:0>	BL (Burst Length)			Write-only			010 _B : BL4 (default) 011 _B : BL8 100 _B : BL16 All others: reserved	
OP3	BT ^{*1} (Burst Type)			Write-only			0 _B : Sequential (default) 1 _B : Interleaved	
OP4	WC (Wrap)			Write-only			0 _B : Wrap (default) 1 _B : No wrap (allowed for SDRAM BL4 only)	
OP<7:5>	Nwr ^{*2}			Write-only			001 _B : Nwr=3 (default) 010 _B : Nwr=4 011 _B : Nwr=5 100 _B : Nwr=6 101 _B : Nwr=7 110 _B : Nwr=8 All others: reserved	

Notes:

1. BL16, interleaved is not an official combination to be supported.
2. Programmed value in Nwr register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by $RU(t^{WR}/t^{CK})$.

Burst Sequence by BL, BT, and WC

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
x	x	0 _B	0 _B	wrap	any	4	0	1	2	3												
x	x	1 _B	0 _B				2	3	0	1												
x	x	x	0 _B	nw	any		y	y+1	y+2	y+3												

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence																		
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16			
x	0 _B	0 _B	0 _B	wrap	seq	8	0	1	2	3	4	5	6	7											
x	0 _B	1 _B	0 _B				2	3	4	5	6	7	0	1											
x	1 _B	0 _B	0 _B				4	5	6	7	0	1	2	3											
x	1 _B	1 _B	0 _B				6	7	0	1	2	3	4	5											
x	0 _B	0 _B	0 _B				0	1	2	3	4	5	6	7											
x	0 _B	1 _B	0 _B				2	3	0	1	6	7	4	5											
x	1 _B	0 _B	0 _B				4	5	6	7	0	1	2	3											
x	1 _B	1 _B	0 _B				6	7	4	5	2	3	0	1											
x	x	x	0 _B	nw	any		illegal (not allowed)																		
0 _B	0 _B	0 _B	0 _B	wrap	seq	16	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
0 _B	0 _B	1 _B	0 _B				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1			
0 _B	1 _B	0 _B	0 _B				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3			
0 _B	1 _B	1 _B	0 _B				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5			
1 _B	0 _B	0 _B	0 _B				8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7			
1 _B	0 _B	1 _B	0 _B				A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9			
1 _B	1 _B	0 _B	0 _B				C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B			
1 _B	1 _B	1 _B	0 _B				E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D			
x	x	x	0 _B		int		illegal (not allowed)																		
x	x	x	0 _B	nw	any		illegal (not allowed)																		

- Notes:
1. C0 input is not present on CA bus. It is implied zero.
 2. For BL=4, the burst address represents C1~C0.
 3. For BL=8, the burst address represents C2~C0.
 4. For BL=16, the burst address represents C3~C0.
 5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0, but must not start at any address shown below.

Non-Wrap Restrictions

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
Cannot cross full page boundary				
X16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
X32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
Cannot cross sub-page boundary				
X16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
X32	none	none	None	none

Notes:

1. Non-wrap BL= 4 data orders shown are prohibited.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR
MR2_Devcie Feature 2 (MA<7:0> = 02_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)				RL & WL				
OP<3:0>		RL & WL (Read Latency & Write Latency)			Write-only			0001 _B : RL3 / WL1 (default) 0010 _B : RL4 / WL2 0011 _B : RL5 / WL2 0100 _B : RL6 / WL3 0101 _B : RL7 / WL4 0110 _B : RL8 / WL4 All others: reserved

MR3_I/O Configuration 1 (MA<7:0> = 03_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)				DS				
OP<3:0>		DS (Drive Strength)			Write-only			0000 _B : reserved 0001 _B : 34.3 ohm typical 0010 _B : 40.0 ohm typical (default) 0011 _B : 48.0 ohm typical 0100 _B : 60.0 ohm typical 0101 _B : reserved 0110 _B : 80.0 ohm typical All others: reserved

MR4_Device Temperature (MA<7:0> = 04_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
TUF	(RFU)				SDRAM Refresh Rate			
OP<2:0>		SDRAM Refresh Rate			Read-only			000 _B : 4 × t _{REFI} , SDRAM Low Temp. operating limit exceeded 001 _B : 4 × t _{refi} , 4 × t _{REFIpb} , 4 × t _{refw} 010 _B : 2 × t _{refi} , 2 × t _{REFIpb} , 2 × t _{refw} , 011 _B : 1 × t _{refi} , 1 × t _{REFIpb} , 1 × t _{refw} (<= 85C) 100 _B : RFU

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

			101 _B : 0.25 × Trefi, 0.25 × tREFIpb, 0.25 × Trefw, don't re-rate SDRAM AC timing 110 _B : 0.25 × Trefi, 0.25 × tREFIpb, 0.25 × Trefw, derate SDRAM AC timing 111 _B : SDRAM High temperature operating limit exceeded
OP7	TUF (Temperature Update Flag)	Read-only	0 _B : OP<2:0> value has not changed since last read of MR4. 1 _B : OP<2:0> value has changed since last read of MR4.

Notes:

1. A Mode Register Read from MR4 will reset OP7 to "0".
2. OP7 is reset to "0" at power-up.
3. If OP2 equals "1", the device temperature is greater than 85C.
4. OP7 is set to "1", if OP2~OP0 has changed at any time since the last read of MR4.
5. LPDDR2 might not operate properly when OP<2:0> = 000_B or 111_B.
6. For specified operating temperature range and maximum operating temperature.
7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: Trcd, Trc, Tras, Trp, and Trrd. The Tdqsk parameter must be derated .. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
8. The recommended frequency for reading MR4 is provided in "Temperature Sensor".

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
LPDDR2 Manufacturer ID								
OP<7:0>	Manufacturer ID						Read-only	0000 0000 _B : Reserved 0000 0001 _B : Samsung 0000 0010 _B : Qimonda 0000 0011 _B : Elpida 0000 0100 _B : Etron 0000 0101 _B : Nanya 0000 0110 _B : Hynix 0000 0111 _B : Mosel 0000 1000 _B : Winbond 0000 1001 _B : ESMT 0000 1010 _B : Reserved 0000 1011 _B : Spansion 0000 1100 _B : SST 0000 1101 _B : ZMOS 0000 1110 _B : Intel

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

			1111 1110 _B : Numonyx 1111 1111 _B : Micron All Others : Reserved
--	--	--	--

MR6_Basic Configuration 2 (MA<7:0> = 06_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID1								
OP<7:0>		Revision ID1			Read-only		00000000 _B : A-version	

MR7_Basic Configuration 3 (MA<7:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID2								
OP<7:0>		Revision ID2			Read-only		00000000 _B : A-version	

MR8_Basic Configuration 4 (MA<7:0> = 08_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I/O width		Density			Type			
OP<1:0>		Type			Read-only		00 _B : S4 SDRAM 01 _B : S2 SDRAM 10 _B : N NVM 11 _B : Reserved	
OP<5:2>		Density			Read-only		0000 _B : 64Mb 0001 _B : 128Mb 0010 _B : 256Mb 0011 _B : 512Mb 0100 _B : 1Gb 0101 _B : 2Gb 0110 _B : 4Gb 0111 _B : 8Gb 1000 _B : 16Gb 1001 _B : 32Gb All others: reserved	

NT6TL64T64AR

OP<7:6>	I/O width	Read-only	00 _B : x32 01 _B : x16 10 _B : x8 11 _B : not used
---------	-----------	-----------	--

MR9_Test Mode (MA<7:0> = 09_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Vendor-specific Test Mode								

MR10_Calibration (MA<7:0> = 0A_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Calibration Code								
OP<7:0>	Calibration Code	Write-only						0Xff: Calibration command after initialization 0Xab: Long calibration 0x56: Short calibration 0Xc3: ZQ Reset All others: Reserved

Notes:

1. Host processor shall not write MR10 with "Reserved" values.
2. LPDDR2 devices shall ignore calibration command, when a "Reserved" values is written into MR10.
3. See AC timing table for the calibration latency.
6. If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see "MRW ZQ Calibration Command") or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.
5. Devices that do not support calibration ignore the ZQ calibration command.

MR11:15_(Reserved) (MA<7:0> = 0B_H- 0F_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

MR16_PASR_Bank Mask (MA<7:0> = 010_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Bank Mask (4-Bank or 8-Bank)									
OP<7:0>		Bank Mask Code				Write-only		0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)	

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXXX	-	Bank 7

Notes: For 4-bank S4 SDRAM, only OP<3:0> are used.

MR17_PASR_Segment Mask (MA<7:0> = 011_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Segment Mask									
OP<7:0>		Segment Mask Code				Write-only		0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)	

Segment	OP	Bank Mask	1Gb	2Gb, 4Gb	8Gb
			R12:10	R13:11	R14:12
0	0	XXXXXXXX1	000 _B		
1	1	XXXXXX1X	001 _B		
2	2	XXXXX1XX	010 _B		
3	3	XXXX1XXX	011 _B		
4	4	XXX1XXXX	100 _B		
5	5	XX1XXXXX	101 _B		
6	6	X1XXXXXX	110 _B		
7	7	1XXXXXXXX	111 _B		

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

Notes: This table indicates the range of row addresses in each masked segment. X is don't care for a particular segment.

MR18:19_(Reserved) (MA<7:0> = 012 _H - 013 _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU							

MR20:31_(Do Not Use) (MA<7:0> = 014 _H - 01F _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Do Not Use							

MR32_(Do Not Use) (MA<7:0> = 020 _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Do Not Use							

MR33:39_(Do Not Use) (MA<7:0> = 021 _H - 027 _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Do Not Use							

MR40_(Do Not Use) (MA<7:0> = 028 _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Do Not Use							

MR41:47_(Do Not Use) (MA<7:0> = 029 _H - 02F _H):							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Do Not Use							

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

MR48:62_(Reserved) (MA<7:0> = 030_H- 03E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR63_Reset (MA<7:0> = 03F_H): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								

Notes: For additional information on MRW RESET, see "Mode Register Write Command" on Timing Spec.

MR64:126_(Reserved) (MA<7:0> = 040_H- 07E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR127_(Do Not Use) (MA<7:0> = 07F_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR128:190_(Reserved for Vendor Use) (MA<7:0> = 080_H- 0BE_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR191_(Do Not Use) (MA<7:0> = 0BF_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

4Gb LPDDR2-S4 SDRAM



NT6TL64T64AR

MR192:254_ (Reserved for Vendor Use) (MA<7:0> = 0C0_H- 0FE_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR255_ (Do Not Use) (MA<7:0> = 0FF_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

LPDDR2-S4 SDRAM Command Description and Operation

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

Command Truth Table

SDRAM command	SDR Command Pins			DDR CA pins (10)										CK EDGE										
	CKE		CS_n	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9											
	CK_t(n-1)	CK_t(n)		MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	OP0	OP1		OP2	OP3	OP4	OP5	OP6	OP7				
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	↑
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	x							↑	
Refresh (per bank) ¹¹	H	H	L	L	L	H	L	x							x				↑					
Refresh (all bank)	H	H	L	L	L	H	H	x							x				↑					
Enter Self Refresh	H	L	L	L	L	H	x							x				↑						
Activate (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	↑
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	AP ^{3,4}	C3	C4	C5	C6	C7	C8	C9	C10	C11	↑
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	AP ^{3,4}	C3	C4	C5	C6	C7	C8	C9	C10	C11	↑
Precharge (bank)	H	H	L	H	H	L	H	AB	x			BA0	BA1	BA2	x							↑		
BST	H	H	L	H	H	L	L	x							x				↑					
Enter Deep Power Down	H	L	L	H	H	L	x							x				↑						
NOP	H	H	L	H	H	H	x							x				↑						
Maintain PD, SREF, DPD (NOP)	L	L	L	H	H	H	x							x				↑						
NOP	H	H	H	x							x				↑									
Maintain PD, SREF, DPD (NOP)	L	L	H	x							x				↑									
Enter Power Down	H	L	H	x							x				↑									
Exit PD, SREF, DPD	L	H	H	x							x				↑									

Notes:

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

- All LPDDR2 commands are defined by states of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- AP “high” during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- “x” means “H or L (but a defined logic level)”.
- Self refresh exit and Deep Power Down exit are asynchronous.
- V_{REF} must be between 0 and V_{DDQ} during Self Refresh and Deep Down operation.
- Caxr refers to command/address bit “x” on the rising edge of clock.
- Caxf refers to command/address bit “x” on the rising edge of clock.
- CS_n and CKE are sampled at the rising edge of clock.
- Per Bank Refresh is only allowed in devices with 8 banks.
- The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

CKE Truth Table

Device Current State ³	CKE _{n-1} ¹	CKE _n ¹	CS _n ²	Command n ⁴	Operation n ⁴	Device Next State	Notes
Active	L	L	x	x	Maintain Active Power Down	Active Power Down	
Power Down	L	H	H	NOP	Exit Active Power Down	Active	6,9
Idle	L	L	x	x	Maintain Idle Power Down	Idle Power Down	
Power Down	L	H	H	NOP	Exit Idle Power Down	Idle	6,9
Resetting	L	L	x	x	Maintain Resertting Power Down	Resetting Power Down	
Power Down	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12
Deep Power Down	L	L	x	x	Maintain Deep Power Down	Deep Power Down	
	L	H	H	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	x	x	Maintain Self Refresh	Self Refresh	
	L	H	H	NOP	Exit Self Refresh	Idle	7,10
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down	
	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	H	L	L	Enter Self-Refresh	Enter Deep Power Down	Deep Power Down	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down	
Other states	H	H	Refer to the Command Truth Table				

Notes:

- “CKE_n” is the logic state of CKE at clock edge n; “CKE_{n-1}” was the logic state of CKE at previous clock edge.
- “CS_n” is the logic state of CS_n at the clock rising edge n;
- “Current state” is the state of the LPDDR2 device immediately prior to clock edge n.
- “Command n” is the command registered at clock edge N, and “Operation n” is a result of “Command n”.
- All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- Power Down exit time (^tXP) should elapse before a command other than NOP is issued.
- Self-Refresh exit time (^tXSR) should elapse before a command other than NOP is issued.
- The Deep Power-Down exit procedure must be followed as discussed in the DPD section of the Functional Description.
- The clock must toggle at least once during the ^tXP period.
- The clock must toggle at least once during the ^tXSR period.

11. "x" means "Don't care".
12. Upon exiting Resetting Power Down, the device will return to the idle state if ^tINIT5 has expired.

Current State Bank n – Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing (AllBank)	7
	MRW	Load value from Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle / MR Reading	
	Reset	Begin Device Auto-initialization	Resetting	7,8
	Precharge	Deactivate row in bank or banks	Precharging	9,15
Row Active	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
	MRR	Read value from Mode Register	Active / MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10,11
	Write	Select column, and start write burst	Writing	10,11,12
	BST	Read burst terminate	Active	13
Writing	Write	Select column, and start new write burst	Writing	10,11
	Read	Select column, and start read burst	Reading	10,11,14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

1. The table applies when both CKE_{n-1} and CKE_n are HIGH, and after ^tXSR or ^tXP has been met, if the previous state was Power Down.
2. All states and sequences not shown are illegal or reserved.
3. Current State definitions:

State	Definition
Idle	The bank or banks have been precharged, and trp has been met.
Active	A row in the bank has been activated, and trcd has been met. No data bursts or accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states.

State	Starts with	Ends when	Notes
Refreshing (per bank)	Registration of a REFRESH (per bank) command	tRFCpb is met	After tRFCpb is met, the bank is in the idle state.
Refreshing (all banks)	Registration of a REFRESH (allbank) command	tRFCab is met	After tRFCab is met, the device is in the all-bankside state.
Idle MR reading	Registration of the MRR command	tMrr is met	After tMrr is met, the device is in the all-bankside state..
Resetting MR reading	Registration of the MRR command	tMrr is met	After tMrr is met, the device is in the all-bankside state.
Active MR reading	Registration of the MRR command	tMrr is met	After tMrr is met, the bank is in the active state.
MR writing	Registration of the MRW command	tMrw is met	After tMrw is met, the device is in the all-bankside state.
Precharge all	Registration of a PRECHARGE ALL command	tPrp is met	After tPrp is met, the device is in the all-bankside state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when	Notes
Precharging	Registration of a PRECHARGE command	tPrp is met	After tPrp is met, the bank is in the idle state.
Row Active	Registration of an ACTIVATE command	tRcd is met	After tRcd is met, the bank is in the active state.
READ with AP enable	Registration of a READ command with auto precharge enabled	tPrp is met	After tPrp is met, the bank is in the idle state.
WRITE with AP enable	Registration of a WRITE command with auto precharge enabled	tPrp is met	After tPrp is met, the bank is in the idle state.

6. Bank-specific; requires that the bank is idle and no bursts are in progress.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. Not bank-specific.
9. This command may or may not be bank specific. If all banks are being precharged, the must be in a valid state for precharging.

NT6TL64T64AR

10. If a PRECHARGE command is issued to a bank in the idle state, Trp still applies.
11. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with auto precharge is enabled.
12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
13. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
14. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.
15. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.

Current State Bank n – Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
	Precharge	Deactivate row in bank or banks	Precharging	9
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10,11,13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
Reading (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8,14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	8,16
	Write	Select column, and start write burst to Bank m	Writing	8
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	8,15
	Write	Select column, and start write burst to Bank m	Writing	8,14,15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	8,15,16
	Write	Select column, and start write burst to Bank m	Writing	8,15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-initialization	Resetting	12,17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- The table applies when both CKE_{n-1} and CKE_n are HIGH, and after ^tXSR or ^tXP has been met, if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State definitions:

State	Condition	And...	And...
Idle	The bank has been precharged	Trp is met	
Active	A row in the bank has been activated	Trcd is met	No data bursts/accesses and no register accesses are in progress.

Reading	A READ burst has been initiated with auto precharge disabled	The READ has not yet terminated or been terminated.	
Writing	A WRITE burst has been initiated with auto precharge disabled	The WRITE has not yet terminated or been terminated.	

4. Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
5. A Burst Terminate (BST) command can not be issued to another bank; it applies to the bank represented by the current state only.
6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

State	Start with:	Ends when	Notes
Idle MR reading	Registration of the MRR command	t_{mrr} is met	After t_{mrr} is met, the device is in the all-banks-idle state.
Resetting MR reading	Registration of the MRR command	t_{mrr} is met	After t_{mrr} is met, the device is in the all-bank-sidle state.
Active MR reading	Registration of the MRR command	t_{mrr} is met	After t_{mrr} is met, the Bank is in the active state.
MR Writing	Registration of the MRW command	t_{mrr} is met	After t_{mrw} is met, the device is in the all-bank-sidle state..

7. BST is supported only if a READ or WRITE burst is ongoing.
8. t_{rrd} must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m .
9. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
10. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
11. MRR is supported in the row-activating state.
12. MRR is supported in the precharging state.
13. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
15. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided.
17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
18. RESET command is achieved through MODE REGISTER WRITE command.

DM Operation Truth Table

Function	DM	DQ	Notes
Write Enable	L	Valid	1
Write Inhibit	H	X	1

Notes:

- Used to mask write data, provided coincident with the corresponding data.


COMMAND

ACTIVE

The Active command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0-BA2 are used to select the desired bank. The row addresses R0-R14 is used to determine which row in the selected bank. The Active command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time ^tRCD after the active command is sent. Once a bank has been active, it must be precharged before another Active command can be applied to the same bank. The bank active and precharge times are defined as ^tRAS and ^tRP, respectively. The minimum time interval between two successive ACTIVE commands on the same bank is determined by the RAS cycle time of the device (^tRC). The minimum time interval between two successive ACTIVE commands on different banks is defined by ^tRRD.

Certain restriction on operation of the 8 bank devices must be observed. One for restricting the number of sequential Active commands that can be issued and another for allowing more time for RAS precharge for a Precharge All command. The rules are as follows:

- 8 bank device Sequential Bank Activation Restriction:** No more than 4 banks may be activated (or refreshed, in the case of REF_{pb}) in a rolling ^tFAW window. Converting to clocks is done by dividing T_{faw}[ns] by ^tCK[ns], and rounding up to the next integer value. As an example of the rolling window, if $\text{RU}\{\{^t\text{FAW} / ^t\text{CK}\}\}$ is 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued at or between clock N+1 and N+9. REF_{pb} also counts as bank-activation for the purposes of ^tFAW.
- 8 bank device Precharge All allowance:** ^tRP for a Precharge All command for an 8 Bank device shall equal to ^tRP_{ab}, which is greater than ^tRP_{pb}.




Activate command cycle: ^tRCD=3, ^tRP=3, ^tRRD=2

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR


Notes:

1. A Precharge-All command uses $t_{RP_{ab}}$ timing, while a Single Bank Precharge command uses $t_{RP_{pb}}$ timing. In this figure, t_{RP} is used to denote either an All-bank Precharge or a Single Bank Precharge.



Notes:

1. Exclusively for 8-bank devices.



Command Input Setup and Hold Timing

Notes:

1. Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagram related to the CKE pin.

Read and Write access modes


After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a read operation (CA2 HIGH) or a write operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.

For LPDDR2-S4 devices, a new burst access must not interrupt the previous 4-bit burst operation, in case of BL=4 setting. In case of BL=8 and BL=16 settings, Reads may be interrupted by Reads, and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and that ^tCCD is met. The minimum CAS to CAS delay is defined by ^tCCD.

Burst Read

The Burst Read command is initiated by having CS_n LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the ^tDQ_{SCK} delay is measured. The first valid datum is available RL * ^tCK + ^tDQ_{SCK} + ^tDQ_{SQ} after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW ^tRPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers. Timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS_c.




Data output (Read) timing (^tDQ_{SCKmax})

Notes:


1. ^tDQ_{SCK} can span multiple clock periods.
2. An effective Burst Length of 4 is shown.

4Gb LPDDR2-S4 SDRAM


NT6TL64T64AR



Data output (Read) timing ($t_{DQSQmin}$, BL=4)



Burst Read: RL=5, BL=4, $t_{DQSK} > t_{CK}$





Burst Read: RL=3, BL=8, $t_{DQSK} < t_{CK}$

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

^tDQCKDL timing





Notes:

- ${}^tDQCKDL = ({}^tDQCK_n - {}^tDQCK_m)$
- ${}^tDQCKDL_{max}$ is defined as the maximum of $ABS({}^tDQCK_n - {}^tDQCK_m)$ for any $\{{}^tDQCK_n - {}^tDQCK_m\}$ pair within any 32ms rolling window.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

^tDQCKDM timing





Notes:

- ${}^tDQCKDM = ({}^tDQCK_n - {}^tDQCK_m)$
- ${}^tDQCKDM_{max}$ is defined as the maximum of $ABS({}^tDQCK_n - {}^tDQCK_m)$ for any $\{{}^tDQCK_n - {}^tDQCK_m\}$ pair within any 1.6µs rolling window.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

^tDQCKDS timing




Notes:

- ${}^tDQCKDS = ({}^tDQCK_n - {}^tDQCK_m)$
- ${}^tDQCKDS_{max}$ is defined as the maximum of $ABS({}^tDQCK_n - {}^tDQCK_m)$ for any $\{{}^tDQCK_n - {}^tDQCK_m\}$ pair for reads within a consecutive burst within any 160ns rolling window.


4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Burst Read followed by burst write: RL=3, WL=1, BL=4

The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is $RL + RU(Tdqsk(MAX)/Tck) + BL/2 + 1 - WL$ clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used as "BL" to calculate the minimum READ-to-WRITE delay.



Seamless Burst Read: RL=3, BL=4, ^tCCD=2


The seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL=16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

Reads interrupted by a read

For LPDDR2-S4 devices, burst read can be interrupted by another read on even clock cycles after the Read command, provided that ^tCCD is met. For LPDDR2-S2 devices, burst reads may be interrupted by other reads on any subsequent clock, provided that ^tCCD is met.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Read burst interrupt example: $RL=3$, $BL=8$, $t_{CCD}=2$


Notes:

1. Reads can only be interrupted by other reads or the BST command.

Burst Write

The burst WRITE command is initiated with /CS LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the T_{dqss} delay is measured. The first valid data must be driven $WL \times T_{ck} + T_{dqss}$ from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW T_{wpre} prior to data input. The burst cycle data bits must be applied to the DQ pins T_{ds} prior to the associated edge of the DQS and held valid until T_{dh} after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, T_{wr} must be satisfied before a PRECHARGE command to the same bank can be issued.


Pin input timings are measured relative to the crosspoint of DQS and its complement, /DQS.




Data input (Write) timing

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Burst write: WL=1, BL=4




Burst write followed by burst read: RL=3, WL=1, BL=4

Notes:

1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is $[WL + 1 + BL/2 + RU (t_{WTR} / t_{CK})]$.
2. t_{WTR} starts at the rising edge of the clock after the last valid input datum.
3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




Seamless Burst write: WL=1, BL=4, ^tCCD=2

Notes:

1. The seamless burst write operation is supported by enabling a write command every other clock for BL=4 operation, every four clocks for BL=8 operation, or every eight clocks for BL=16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

Writes interrupted by a write

For LPDDR2-S4 devices, burst write can only be interrupted by another write on even clock cycles after the Write command, provided that ^tCCD(min) is met. For LPDDR2-S2 devices, burst writes may be interrupted on any subsequent clock, provided that ^tCCD(min) is met.



Write burst interrupt timing: WL=1, BL=8, ^tCCD=2


Notes:

1. WRITES can only be interrupted by other WRITES or the BST command.
2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

Burst Terminate (BST)

The BST command is initiated with /CS LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including $BL/2 - 1$ clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = $2 \times$ (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, to calculate the minimum READ-to-WRITE or WRITE-to-READ delay, the effective burst length of the truncated burst should be used as the value for BL.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst $RL \times T_{ck} + T_{dqsc} + T_{dqsq}$ after the rising edge of the clock where the BST command is issued. The BST command truncates an on-going write burst $WL \times T_{ck} + T_{dqss}$ after the rising edge of the clock where the BST command is issued.
- For LPDDR2-S4 devices, the 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of 4.
- For LPDDR2-S2 devices, the 2-bit prefetch architecture enables BST command assertion in any cycle after a WRITE or READ command.




Burst Write truncated by BST: WL=1, BL=16

Notes:

1. The BST command truncates an ongoing write burst $WL \times T_{ck} + T_{dqss}$ after the rising edge of the clock where the Burst Terminate command is issued.
2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.
3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




Burst Read truncated by BST: RL=3, BL=16

Notes:

1. The BST command truncates an ongoing read burst $RL * t_{CK} + t_{DQSK} + t_{DQSQ}$ after the rising edge of the clock where the Burst Terminate command is issued.
2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.
3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

Write data Mask


One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.



Data Mask Timing

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Write data mask: WL=2, BL=4, second DQ masked

Notes:

1. For the data mask function, WL=2, BL=4 is shown; the second data bit is masked.

Precharge

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1, are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag, and the bank address bits, BA0, BA1, and BA2, are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access $t_{RP_{ab}}$ after an All-Bank Precharge command is issued and $t_{RP_{pb}}$ after a Single-Bank Precharge command is issued.

In order to ensure that 8-bank devices do not exceed the instantaneous current supplying capability of 4-bank devices, the Row Precharge time (t_{RP}) for an All-Bank Precharge for 8-bank devices ($t_{RP_{ab}}$) will be longer than the Row Precharge time for a Single-Bank Precharge ($t_{RP_{pb}}$). For 4-bank devices, the Row Precharge time (t_{RP}) for an All-Bank Precharge ($t_{RP_{ab}}$) is equal to the Row Precharge time for a Single-Bank Precharge ($t_{RP_{pb}}$).

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-bank device	Precharged Bank(s) 8-bank device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't care	Don't care	Don't care	All Banks	All Banks

Bank selection for Precharge by address bits

Burst Read operation followed by Precharge


For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. A new bank active (command) may be issued to the same bank after the Row Precharge time (t_{RP}). A precharge command can not be issued until after t_{RAS} is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit precharge of a Read command. For LPDDR2-S2 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 2-bit prefetch of a Read command. This time is called t_{RTP} (Read to Precharge).


For LPDDR2-S2 devices, t_{RTP} begins BL/2 – 1 clock after the Read command. For LPDDR2-S4 devices, t_{RTP} begins BL/2 – 2 clock cycles after the Read command. If the burst is truncated by a BST command, the effective “BL” ahsll be used to calculate when t_{RTP} begins.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Burst Read followed by Precharge: RL=3, BL=8, $RU(\text{}^t\text{RTP}(\text{min})/\text{}^t\text{CK})=2$




Burst Read followed by Precharge: RL=3, BL=4, $RU(\text{}^t\text{RTP}(\text{min})/\text{}^t\text{CK}) = 3$

Burst Write operation followed by Precharge

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time ($\text{}^t\text{WR}$) referenced from the completion of the burst write to the Precharge command. No Precharge command to the same bank should be issued prior to the $\text{}^t\text{WR}$ delay.

LPDDR2-S2 devices write data to the array in prefetch pairs (prefetch = 2) and LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been completely. Therefore, the write recovery time ($\text{}^t\text{WR}$) starts different boundaries for LPDDR2-S2 and LPDDR2-S4 devices.

For LPDDR2-S2 devices, minimum Write to Precharge command spacing to the same bank is $WL + RU(\text{BL}/2) + 1 + RU(\text{}^t\text{WR}/\text{}^t\text{CK})$ clock cycles. For LPDDR2-S4 devices, minimum Write to Precharge command spacing to the same bank is $WL + \text{BL}/2 + 1 + RU(\text{}^t\text{WR}/\text{}^t\text{CK})$ clock cycles. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length.



Burst Write followed by Precharge: WL=1, BL=4

Auto Precharge

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If AP is LOW when the Read or Write command is issued, the normal Read or Write burst operation is executed and the bank remains active at the completion of the burst. If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.

Burst Read with Auto-Precharge


If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged. LPDDR2-S2 devices start an Auto-Precharge operation on the rising edge of the clock $BL/2 - 1 + RU(t_{RTP}/t_{CK})$ clock cycles later than the Read with AP command. LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock $BL/2$ or $BL/2 - 2 + RU(t_{RTP}/t_{CK})$ clock cycles later than the Read with AP command, whichever is greater.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously:

- The RAS precharge time (t_{RP}) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (t_{RC}) from the previous bank activation has been satisfied.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




Burst Read with Auto-Precharge: RL=3, BL=4, RU(^tRTP(min)/^tCK)=2

Burst Write with Auto-Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto-precharge operation on the rising edge which is ^tWR cycles after the completion of the burst write.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied:

- The RAS precharge time (^tRP) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (^tRC) from the previous bank activation has been satisfied.



Burst Write with Auto-Precharge: WL=1, BL=4

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

LPDDR2-S4: Precharge & Auto Precharge clarification				
From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Read	Precharge (to same Bank as Read)	$BL/2 + \max(2, RU(\overset{t}{RTP}/\overset{t}{CK})) - 2$	clks	1
	Precharge All	$BL/2 + \max(2, RU(\overset{t}{RTP}/\overset{t}{CK})) - 2$	clks	1
BST (for Reads)	Precharge (to same Bank as Read)	1	clks	1
	Precharge All	1	clks	1
Read w/AP	Precharge (to same Bank as Read w/AP)	$BL/2 + \max(2, RU(\overset{t}{RTP}/\overset{t}{CK})) - 2$	clks	1,2
	Precharge All	$BL/2 + \max(2, RU(\overset{t}{RTP}/\overset{t}{CK})) - 2$	clks	1
	Activate (to same Bank as Read w/AP)	$BL/2 + \max(2, RU(\overset{t}{RTP}/\overset{t}{CK})) - 2 + \overset{t}{RP}_{pb}$	clks	1
	Write or Write w/AP (same bank)	illegal	clks	3
	Write or Write w/AP (different bank)	$RL + BL/2 + RU(\overset{t}{DQSCKmax}/\overset{t}{CK}) - WL + 1$	clks	3
	Read or Read w/AP (same bank)	illegal	clks	3
	Read or Read w/AP (different bank)	$BL/2$	clks	3
Write	Precharge (to same Bank as Write)	$WL + BL/2 + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
	Precharge All	$WL + BL/2 + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
BST (for Writes)	Precharge (to same Bank as Write)	$WL + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
	Precharge All	$WL + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
Write w/AP	Precharge (to same Bank as Write w/AP)	$WL + BL/2 + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
	Precharge All	$WL + BL/2 + RU(\overset{t}{WR}/\overset{t}{CK}) + 1$	clks	1
	Activate (to same Bank as Write w/AP)	$WL + BL/2 + RU(\overset{t}{WR}/\overset{t}{CK}) + 1 + RU(\overset{t}{RP}_{pb})/\overset{t}{CK}$	clks	1
	Write or Write w/AP (same bank)	illegal	clks	3
	Write or Write w/AP (different bank)	$BL/2$	clks	3
	Read or Read w/AP (same bank)	illegal	clks	3
	Read or Read w/AP (different bank)	$WL + BL/2 + RU(\overset{t}{WTR}/\overset{t}{CK}) + 1$	clks	3
Precharge	Precharge (to same Bank as Precharge)	1	clks	1
	Precharge All	1	clks	1
Precharge All	Precharge	1	clks	1
	Precharge All	1	clks	1

Notes:

- For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after $\overset{t}{RP}$ depending on the latest precharge command issued to that bank.
- Any command issued during the minimum delay time as specified above table is illegal.
- After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write a/AP may not be interrupted or truncated.

Refresh command

The Refresh Command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of the clock and All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock. Per Bank Refresh is only allowed in devices with 8 banks.

A Per Bank Refresh Command, REF_{pb} performs a refresh operation to the bank which is scheduled by the bank counter in the memory device. The bank sequence of Per Bank Refresh is fixed to be a sequential round-robin: "0-1-2-3-4-5-6-7-0-1-...". The bank count is synchronized between the controller and the SDRAM upon issuing a RESET command or at every exit from self refresh, by resetting bank count to zero. The bank addressing for the Per Bank Refresh count is the same as established in the single-bank Precharge command.

A bank must be idle before it can be refreshed. It is the responsibility of the controller to track the bank being refreshed by the Per Bank Refresh command. The REF_{pb} command may not be issued to the memory until the following conditions are met:

- $t_{RFC_{ab}}$ has been satisfied after the prior REF_{ab} command.
- $t_{RFC_{pb}}$ has been satisfied after the prior REF_{pb} command.
- t_{RP} has been satisfied after the prior Precharge command to that given bank.

t_{RRD} has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than affected by the REF_{pb} command. The target bank is inaccessible during the Per Bank Refresh cycle ($t_{RFC_{pb}}$), however other banks within the device are accessible and may be addressed during the Per Bank Refresh cycle. During the REF_{pb} operation, any of the banks other than the one being refreshed can be maintained in active state or accessed by a read or a write command.

When the Per Bank Refresh cycle has completed, the affected bank will be in the idle state. As shown in the table, after issuing REF_{pb}:

- $t_{RFC_{pb}}$ must be satisfied before issuing a REF_{ab} command.
- $t_{RFC_{pb}}$ must be satisfied before issuing an ACTIVE command to a same bank.
- t_{RRD} must be satisfied before issuing an ACTIVE command to a different bank.
- $t_{RFC_{pb}}$ must be satisfied before issuing another REF_{pb} command.

An All Bank Refresh command, REF_{ab} performs a refresh operation to all banks. All banks have to be in idle state when REF_{ab} is issued (for instance, by Precharge All Bank command). REF_{ab} also synchronizes the bank count between the controller and the SDRAM to zero. As shown in the table, the REF_{ab} command may not be issued to the memory until the following conditions have been met:

- $t_{RFC_{ab}}$ has been satisfied after the prior REF_{ab} command.
- $t_{RFC_{pb}}$ has been satisfied after the prior REF_{pb} command.
- t_{RP} has been satisfied after the prior Precharge commands.

When the All Bank Refresh cycle has completed, all banks will be in the idle state. As shown in the table, after issuing REF_{ab}:

- the $t_{RFC_{ab}}$ latency must be satisfied before issuing an ACTIVATE command.
- the $t_{RFC_{ab}}$ latency must be satisfied before issuing a REF_{ab} or REF_{pb} command.

Command Scheduling Separations related to Refresh			
Symbol	minimum delay from	to	Notes
$t_{RFC_{ab}}$	REF _{ab}	REF _{ab}	
		Activate cmd to <i>any</i> bank .	
		REF _{pb}	
$t_{RFC_{pb}}$	REF _{pb}	REF _{ab}	
		Activate cmd to <i>same</i> bank as REF _{pb}	
		REF _{pb}	
t_{RRD}	REF _{pb}	Activate cmd to <i>different</i> bank than REF _{pb}	
	Activate	REF _{pb} affecting an idle bank (different bank than Activate)	1
		Activate cmd to <i>different</i> bank than prior Activate	

Notes:

1. A bank must be in the idle state before it is refreshed. Therefore, after Activate, REF_{ab} is not allowed and REF_{pb} is allowed only if it affects a bank which is in the idle state.


The LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the boundary conditions are met. In the most straightforward implementations, a REFRESH command should be scheduled every Trefi. In this case, self refresh can be entered at any time.

Users may choose to deviate from this regular refresh pattern, for example, to enable a period where no refreshes are required. In the extreme (e.g., LPDDR2-S4 1Gb), the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by Trefbw), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: $Trefw - (R/8) \times Trefbw = Trefw - R \times 4 \times t_{RFC_{ab}}$.

For example, a 1Gb LPDDR2-S4 device at $TC \leq 85^{\circ}C$ can be operated without REFRESH commands up to $32ms - 4096 \times 4 \times 130ns \approx 30$ ms. Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern. If this transition occurs immediately after the burst refresh phase, all rolling Trefw intervals will meet the minimum required number of refreshes.

A non-supported transition –In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling Trefw intervals, the minimum number of REFRESH commands is not satisfied.


Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed-refresh pattern must be assumed. Micron recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase.



Regular, Distributed REFRESH Pattern

Notes:


1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
2. As an example, in a 1Gb LPDDR2-S4 device at $TC \leq 85^{\circ}C$, the distributed refresh pattern has one REFRESH command per $7.8\mu s$; the burst refresh pattern has one refresh command per $0.52\mu s$, followed by $\approx 30ms$ without any REFRESH command.



Supported Transition from Repetitive Burst REFRESH

Notes:

1. Shown with subsequent REFRESH pause to regular, distributed-refresh pattern.
2. As an example, in a 1Gb LPDDR2-S4 device at $TC \leq 85^\circ C$, the distributed refresh pattern has one REFRESH command per $7.8\mu s$; the burst refresh pattern has one refresh command per $0.52\mu s$, followed by $\approx 30ms$ without any REFRESH command.



Recommended Self Refresh Entry and Exit

Notes:

7. In conjunction with a burst/pause refresh pattern.

Refresh Requirements

- (1) Minimum number of Refresh commands:

LPDDR2 requires a minimum number, R , of REFRESH (REF_{ab}) commands within any rolling refresh window ($t_{refw} = 32$ ms @ MR4[2:0] = 011 or TC ≤ 85°C). For actual values per density, and the resulting average refresh interval (t_{refi}). For devices supporting per-bank REFRESH, a REF_{ab} command can be replaced by a full cycle of eight REF_{pb} commands.

- (2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of REF_{ab} commands may be issued in any rolling t_{REFBW} ($t_{REFBW} = 4 \times 8 \times Trfc_{ab}$). This condition does not apply if REF_{pb} commands are used.

- (3) Refresh Requirements and Self-Refresh:


If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

$$R' = RU \left(\frac{t_{SRF}}{t_{REFI}} \right) = R - RU \left(R \times \frac{t_{SRF}}{t_{REFW}} \right)$$

where RU stands for the round-up function.

4Gb LPDDR2-S4 SDRAM


NT6TL64T64AR




Definition of t_{SRF}

Notes:

1. Time in self refresh mode is fully enclosed in the refresh window (t_{REF}).
2. At self refresh entry.
3. At self refresh exit.
4. Several intervals in self refresh during one t_{REFW} interval. In this example, $t_{SRF} = t_{SRF1} + t_{SRF2}$.



All Bank Refresh Operation



Per-Bank Refresh Operation

Notes:

1. In the beginning of this example, the REF_{pb} bank is pointing to Bank 0.
2. Operations to other banks than the bank being refreshed are allowed during the t_{REFpb} period.

Self-Refresh Operation

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.


LPDDR2-SX devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-SX devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperature. Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are “don’t care”. For proper self refresh operation, power supply pins (V_{DD1}, V_{DD2}, and V_{DDCA}) must be at valid levels. V_{DDQ} may be turned off during Self-Refresh. Prior to exiting Self-Refresh, V_{DDQ} must be within specified limits. V_{refQD} and V_{refCA} may be at any level within minimum and maximum levels. However prior to exiting Self-Refresh, V_{refDQ} and V_{refCA} must be within specified limits. The SDRAM initiates a minimum of one all-bank refresh command internally within t^{CKESR} period, once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is t^{CKESR}. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least t^{XSR} must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period t^{XSR} for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval t^{XSR}.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.



Self Refresh Operation

Notes:

1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 5 clocks (t_{INIT2}) of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.
2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
3. t_{XSR} begins at the rising edge of the clock after CKE is driven HIGH.
4. A valid command may be issued only after t_{XSR} is satisfied. NOPs shall be issued during t_{XSR} .

Partial Array Self-Refresh: Bank Masking

LPDDR2-S4 SDRAM has 4 or 8 banks. For LPDDR2-S4 devices, 64Mb to 512Mb LPDDR2 SDRAM has 4 banks, while 1Gb and higher density has 8. Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to entire bank is not blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, the array space being refreshed within that bank is determinate by the programmed status of the segment mask bit.

Partial Array Self-Refresh: Segment Masking

Segment Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, 8 segments are used for masking. A mode register is used for programming segment mask bits up to 8 bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as “masked,” a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled. A segment-masking scheme can be used in place of or in combination with a bank masking scheme in LPDDR2-S4 SDRAM. Each segment-mask bit setting is applied across all banks.

	Segment Mask (MR17)	Bnak 0	Bank 1	Bank 2	Bank 3	Bnak 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

Example of Bank and Segment Masking use in LPDDR2-S4 devices

Notes:


1. This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers for LPDDR SDRAM. The Mode Register Read (MRR) command is initiated by having CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The mode register contents are available on the first data beat of DQ0-DQ7, $RL \cdot {}^tCK + {}^tDQSCK + {}^tDQSQ$ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in “DQ Calibration”. All DQS shall be toggled for the duration of the Mode Register Read burst. The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS shall be toggled.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




Mode Register Read timing example: $RL=3$, $t_{MRR}=2$

Notes:

1. MRRs to DQ calibration registers MR32 and MR40 are described in "DQ Calibration".
2. Only the NOP command is supported during T_{mrr} .
3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.

After a prior READ command, the MRR command must not be issued earlier than $BL/2$ clock cycles, or $WL + 1 + BL/2 + RU(T_{wtr}/T_{ck})$ clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR. Note that if a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the value BL.




Read to MRR timing example: $RL=3$, $t_{MRR}=2$

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

Notes:

1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
2. Only the NOP command is supported during t^{MRR} .



Burst Write Followed by MRR: RL=3, WL=1, BL=4

Notes:

1. The minimum number of clock cycles from the burst write command to the Mode Register Read command is $[WL + 1 + BL/2 + RU(\frac{t^{\text{WTR}}}{t^{\text{CK}}})]$.
2. Only the NOP command is supported during t^{MRR} .

Temperature Sensor

LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range (ETR), and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine if operating temperature requirements are being met.

Temperature sensor data may be read from MR4 using the Mode Register Read protocol.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges. For example, T_{case} could be above 85°C when MR4[2:0] equals 011B.

To assure proper operation using the temperature sensor, applications must accommodate the specifications shown in bellow.

Temperature Sensor Definitions and Operating Considerations

Parameter	Symbol	Max/Mi	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	C/s	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	Time period between MR4 READs from the
Temperature Sensor Interval	t _{TSI}	Max	16	ms	Maximum delay between internal updates of MR4.
System Response Delay	SysRespDelay	Max	System Dependent	ms	Maximum response time from an MR4 READ to the system response.
Device Temperature Margin	TempMargin	Max	2	C	Margin above maximum temperature to support controller response.


These devices accommodate the temperature margin between the point at which the device temperature enters the ETR and point at which the controller re-configures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + t_{\text{TSI}} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$\frac{10^{\circ}\text{C}}{\text{s}} \times (\text{ReadInterval} + 16\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval must not exceed 183ms




Temp Sensor Timing

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

DQ Calibration

LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system-timing calibration patterns. MRR to MR32 (pattern A) or MRR to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8; and on DQ0, DQ8, DQ16, and DQ24 for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.



DQ MR32 and MR40 DQ Calibration timing, example: RL=3, tMRR=2

Notes:


1. Only the NOP command is supported during tMRR.

Data Calibration Pattern Description

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Notes
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A.
Pattern B	MR40	0	0	1	1	Reads to MR32 return DQ calibration pattern B.

Mode Register Write (MRW)

The MRW command is used to write configuration data to mode registers. The MRW command is initiated with /CS LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by t_{MRW} . Mode register WRITES to read-only registers have no impact on the functionality of the device.



Mode Register Write timing, example: $RL=3$, $t_{MRW}=5$

Notes:

1. Only the NOP command is supported during t_{MRW} .
2. At time T_y , the device is in the idle state.

The MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.

Current State	Command	Intermediate State	Next State
All Banks idle	MRR	Mode Register Reading (All Banks idle)	All Banks idle
	MRW	Mode Register Writing (All Banks idle)	All Banks idle
	MRW (Reset)	Resting (Device Auto-Init)	All Banks idle
Bank(s) Active	MRR	Mode Register Reading (Bank(s) idle)	Bank(s) Active
	MRW	Not Allowed	Not Allowed
	MRW (Reset)	Not Allowed	Not Allowed

Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Mode Register Write Reset (MRW Reset)

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence. The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during Tinit4. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

Mode Register Write ZQ Calibration Command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration. LPDDR2-S2 devices do not support ZQ calibration; the ZQ CALIBRATION command is ignored by these devices.

There are four ZQ calibration commands and related timings: Tzqinit, Tzqreset, Tzqcl, and Tzqcs. Tzqinit is for initialization calibration; Tzqreset is for resetting ZQ to the default output impedance; Tzqcl is for long calibration(s); and Tzqcs is for short calibration(s).

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR2-S4. ZQINIT provides an output impedance accuracy of ± 15 percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ± 15 percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of $\pm 30\%$ across process, voltage, and temperature. This command is used to ensure output impedance accuracy to $\pm 30\%$ when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within Tzqcs for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR2 devices are subject to temperature drift rate (TdriftrateE) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{ZQ_{correction}}{(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

where $T_{sens} = \max(Dr_{ON}Dt)$ and $V_{sens} = \max(Dr_{ON}Dv)$, define the LPDDR2 temperature and voltage sensitivities.

For example, if $T_{sens} = 0.75\% / C$, $V_{sens} = 0.20\% / Mv$, $Tdriftrate = 1 C / sec$ and $Vdriftrate = 15 Mv / sec$, then the interval between ZQCS commands is calculated as:


$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged. No other activities can be performed on the LPDDR2 data bus during the calibration period (t_{ZQINIT} , t_{ZQCS} , t_{ZQCL}). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of t_{ZQINIT} , t_{ZQCS} , or t_{ZQCL} between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to V_{DDCA} . In this case, the LPDDR2 shall ignore ZQ calibration commands and the device will use the default calibration settings.



ZQ Calibration Initialization timing example

Notes:

1. Only the NOP command is supported during ZQ calibration.
2. CKE must be registered HIGH continuously during the calibration period.
3. All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ Calibration function, a 240 Ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited.

Power-down

For Power-down is entered synchronously when CKE is registered LOW and /CS is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in bellow


If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, /CK, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until Tcke is satisfied. VREFCA must be maintained at a valid level during power-down.

VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges.


No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in section "REFRESH Command".

The power-down state is exited when CKE is registered HIGH. The controller must drive /CS HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until Tcke is satisfied. A valid, executable command can be applied with power-down exit latency Txp after CKE goes HIGH.




Basic Power-Down entry and exit timing

Notes: Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of 2 stable clocks complete.



CKE intensive environment




REF to REF timing in CKE intensive environment

Notes:

1. The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift are ensured.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR




Notes:

1. CKE must be held HIGH until the end of the burst operation
2. CKE may be registered LOW $RL + RU(\text{DQSCK}(\text{MAX})/\text{CK}) + BL/2 + 1$ clock cycles after the clock on which the Read command is registered.


4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

BL = 4



BL = 8



Read with Auto-precharge to Power-Down entry


Notes:

1. CKE must be held HIGH until the end of the burst operation.
2. CKE can be registered LOW at $RL + RU(Tdqscq/Tck) + BL/2 + 1$ clock cycles after the clock on which the READ command is registered.
3. $BL/2$ with $Trtp = 7.5ns$ and $Tras (MIN)$ is satisfied.
4. Start internal PRECHARGE.


4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

BL = 4



BL = 8



Write to Power-Down entry


Notes:

8. CKE can be registered LOW at $WL + 1 + BL/2 + RU(Twr/Tck)$ clock cycles after the clock on which the WRITE command is registered


4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR

BL = 4




BL = 8



Write with Auto-precharge to Power-Down entry

Notes:

1. CKE may be registered LOW $WL + 1 + BL/2 + RU(t_{WR}/t_{CK}) + 1$ clock cycles after the Write command is registered.
2. Start internal PRECHARGE.




Refresh command to Power-Down entry

Notes:

1. CKE may go LOW t_{IHCKE} after the clock on which the Refresh command is registered.

4Gb LPDDR2-S4 SDRAM


NT6TL64T64AR



Activate command to Power-Down entry

Notes:


1. CKE may go LOW t_{IHCKE} after the clock on which the Activate command is registered.



Precharge command to Power-Down entry

Notes:

1. CKE may go LOW t_{IHCKE} after the clock on which the Precharge command is registered.




Mode Register Read to Power-Down entry

Notes:

1. CKE may be registered LOW $RL + RU(t_{DQSK}/CK) + BL/2 + 1$ clock cycles after the clock on which the Mode Register Read command is registered.

4Gb LPDDR2-S4 SDRAM

NT6TL64T64AR



Mode Register Write to Power-Down entry

Notes:

1. CKE may be registered LOW t_{MRW} after the clock on which the Mode Register Write command is registered.


Deep Power-down (DPD)

Deep Power-Down is entered when CKE is registered LOW with CS_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. CKE is allowed to go LOW while any of other operations such as row activation, precharge, auto-precharge, or Refresh is in progress, but deep power-down IDD spec will not be applied until finishing those operations.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down. V_{refDQ} and V_{refCA} may be at any level within minimum and maximum levels. However prior to exiting Deep Power-Down, V_{ref} must be within specified limits.

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting t_{ISCKE} with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



Deep Power-Down entry and exit timing diagram

Notes:

9. Initialization sequence may start at any time after $T_x + 1$.
10. t_{INIT3} and $T_x + 1$ and refer to timings in the initialization sequence.

Input clock stop and frequency change and clock stop events

LPDDR2 devices support clock frequency changes and clock stop under the conditions detailed in this section.

Input Clock Frequency Change and Clock Stop with CKE LOW

During CKE LOW, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, Trcd and Trp, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of 2 clock cycles after CKE goes LOW
- The clock satisfies Tch(abs) and Tcl(abs) for a minimum of two clock cycles prior to CKE going HIGH.

For input clock frequency changes, Tck(MIN) and Tck(MAX) must met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and /CK is held HIGH.

Input Clock Frequency Change and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, Trcd, Twr, Twra, Trp, Tmrw, and Tmrr, etc., are met
- /CS must be held HIGH
- Only REFab or REFpb commands can be in process.

The device is ready for normal operation after the clock satisfies Tch(abs) and Tcl(abs) for a minimum of $2 \times Tck + Txp$.

For input clock frequency changes Tck(MIN) and Tck(MAX) must met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and /CK is held HIGH.

No Operation (NOP) Command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

1. CS_n HIGH at the clock rising edge N.
2. CS_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

Revision Log

Rev	Date	Modification
0.1	03/2011	Preliminary Release
0.2	08/2011	Idd table update
0.26	10/2011	Idd table plus timing value updated
0.3	2/2012	Idd value updated
0.9	3/2012	Prerelease
0.91	08/2012	Add on Tcase Extended spec

NT6TL64T64AR



Nanya Technology Corporation.

All rights reserved.

Printed in Taiwan, R.O.C., 2006

The following are trademarks of NANYA TECHNOLOGY CORPORATION in R.O.C, or other countries, or both.

NANYA and NANYA logo

Other company, product and service names may be trademarks or service marks of others.

NANYA TECHNOLOGY CORPORATION (NTC) reserves the right to make changes without notice. NTC warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with NTC's standard warranty. Testing and other quality control techniques are utilized to the extent NTC deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

NTC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTEND, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of NTC products in such applications is understood to be fully at the risk of the customer. Use of NTC products in such applications requires the written approval of an appropriate NTC officer. Question concerning potential risk applications should be directed to NTC through a local sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by customer to minimize the inherent or procedural hazards. NTC assumes no liability of applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does NTC warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of NTC covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

NANYA TECHNOLOGY CORPORATION

HWA YA Technology Park

669, FU HSING 3rd Rd., Kueishan,

Taoyuan, Taiwan, R.O.C.

The NANYA TECHNOLOGY CORPORATION

Home page can be found at <http://www.nanya.com>